 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
XC888LM Datasheet(PDF) 137 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
XC888LM Datasheet(HTML) 137 Page - Infineon Technologies AG |
|
|
137 / 144 page  XC886/888CLM Electrical Parameters Data Sheet 130 V0.9, 2006-12 4.3.6 JTAG Timing Table 50 provides the characteristics of the JTAG timing in the XC886/888. Figure 46 TCK Clock Timing Table 50 TCK Clock Timing (Operating Conditions apply; CL = 50 pF) Parameter Symbol Limits Unit min max TCK clock period t TCK SR 50 - ns TCK high time t 1 SR 20 − ns TCK low time t 2 SR 20 - ns TCK clock rise time t 3 SR - 4 ns TCK clock fall time t 4 SR - 4 ns Table 51 JTAG Timing (Operating Conditions apply; CL = 50 pF) Parameter Symbol Limits Unit min max TMS setup to TCK t 1 SR 8 - ns TMS hold to TCK t 2 SR 24 - ns TDI setup to TCK t 1 SR 11 - ns TDI hold to TCK t 2 SR 24 - ns TDO valid output from TCK t 3 CC - 23 ns TDO high impedance to valid output from TCK t 4 CC - 26 ns TDO valid output to high impedance from TCK t 5 CC - 19 ns TCK t 4 0.9 V DDP t 3 t 1 0.1 V DDP t 2 t TCK 0.5 V DDP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
