Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XC888LM Datasheet(PDF) 95 Page - Infineon Technologies AG

Part # XC888LM
Description  8-Bit Single-Chip Microcontroller
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC888LM Datasheet(HTML) 95 Page - Infineon Technologies AG

Back Button XC888LM Datasheet HTML 91Page - Infineon Technologies AG XC888LM Datasheet HTML 92Page - Infineon Technologies AG XC888LM Datasheet HTML 93Page - Infineon Technologies AG XC888LM Datasheet HTML 94Page - Infineon Technologies AG XC888LM Datasheet HTML 95Page - Infineon Technologies AG XC888LM Datasheet HTML 96Page - Infineon Technologies AG XC888LM Datasheet HTML 97Page - Infineon Technologies AG XC888LM Datasheet HTML 98Page - Infineon Technologies AG XC888LM Datasheet HTML 99Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 144 page
background image
XC886/888CLM
Functional Description
Data Sheet
88
V0.9, 2006-12
3.13.2
Baud Rate Generation using Timer 1
In UART modes 1 and 3 of UART module, Timer 1 can be used for generating the
variable baud rates. In theory, this timer could be used in any of its modes. But in
practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set
to the appropriate value for the required baud rate. The baud rate is determined by the
Timer 1 overflow rate and the value of SMOD as follows:
(3.7)
3.14
Normal Divider Mode (8-bit Auto-reload Timer)
Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider
mode, while at the same time disables baud rate generation (see Figure 30). Once the
fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with
no relation to baud rate generation) and counts up from the reload value with each input
clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit
field STEP in register FDSTEP defines the reload value. At each timer overflow, an
overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives
an output clock f
MOD that is 1/n of the input clock fDIV, where n is defined by 256 - STEP.
The output frequency in normal divider mode is derived as follows:
(3.8)
Table 31
Deviation Error for UART with Fractional Divider enabled
f
PCLK
Prescaling Factor
(2BRPRE)
Reload Value
(BR_VALUE + 1)
STEP
Deviation
Error
24 MHz
1
10 (A
H)
197 (C5
H)
+0.20 %
12 MHz
1
6 (6
H)
236 (EC
H)
+0.03 %
8MHz
1
4 (4
H)
236 (EC
H)
+0.03 %
6MHz
1
3 (3
H)
236 (EC
H)
+0.03 %
Mode 1, 3 baud rate
2
SMOD
f
PCLK
×
32
2
256
TH1
–
()
×
×
-----------------------------------------------------
=
f
MOD
f
DIV
1
256
STEP
–
------------------------------
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com