Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

XC888LM Datasheet(PDF) 93 Page - Infineon Technologies AG

Part # XC888LM
Description  8-Bit Single-Chip Microcontroller
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC888LM Datasheet(HTML) 93 Page - Infineon Technologies AG

Back Button XC888LM Datasheet HTML 89Page - Infineon Technologies AG XC888LM Datasheet HTML 90Page - Infineon Technologies AG XC888LM Datasheet HTML 91Page - Infineon Technologies AG XC888LM Datasheet HTML 92Page - Infineon Technologies AG XC888LM Datasheet HTML 93Page - Infineon Technologies AG XC888LM Datasheet HTML 94Page - Infineon Technologies AG XC888LM Datasheet HTML 95Page - Infineon Technologies AG XC888LM Datasheet HTML 96Page - Infineon Technologies AG XC888LM Datasheet HTML 97Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 144 page
background image
XC886/888CLM
Functional Description
Data Sheet
86
V0.9, 2006-12
fractional divider) for generating a wide range of baud rates based on its input clock
f
PCLK,
see Figure 30.
Figure 30
Baud-rate Generator Circuitry
The baud rate timer is a count-down timer and is clocked by either the output of the
fractional divider (
f
MOD) if the fractional divider is enabled (FDCON.FDEN = 1), or the
output of the prescaler (
f
DIV) if the fractional divider is disabled (FDEN = 0). For baud rate
generation, the fractional divider must be configured to fractional divider mode
(FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start
or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit
reload value in register BG and one clock pulse is generated for the serial channel.
Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the
baud rate timer and nullifies the effect of bit BCON.R. See Section 3.14.
The baud rate (
f
BR) value is dependent on the following parameters:
•
Input clock
f
PCLK
•
Prescaling factor (2
BRPRE) defined by bit field BRPRE in register BCON
•
Fractional divider (STEP/256) defined by register FDSTEP
(to be considered only if fractional divider is enabled and operating in fractional
divider mode)
•
8-bit reload value (BR_VALUE) for the baud rate timer defined by register BG
FDSTEP
1
FDM
Adder
FDRES
FDEN&FDM
clk
Fractional Divider
Prescaler
NDOV
‘0’
FDEN
00
01
10
11
11
10
01
00
0
1
(overflow)
0
f
BR
8-Bit Baud Rate Timer
8-Bit Reload Value
R
0
1
f
DIV
f
DIV
f
PCLK
f
MOD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com