LDLL16ENTR datasheet(12/102 Pages) STMICROELECTRONICS

12 / 102 page

4.1.1

Standby mode

The prerequisite for this mode is:

•

Device in initialization phase

The device enters standby mode under the following condition:

•

By default, once the device is powered (VS present) and leaves the initialization phase (VS > VS_POR_H)

The standby mode characteristics are:

•

Shadow register(1) preserved

•

RAM cleared

•

VS > VS_POR_H

•

V3V3 < V3V3_POR_L

•

VS low consumption

•

CAN FD light compatible interface inactive - RX pin in recessive state for more than tRX_IDLE

1. Shadow registers are RAM copy of FTP registers, added to speed up the transition between standby to fail-safe modes and

fail-safe to normal modes.

The device leaves this mode if:

•

Wake up (WUP) pattern is sent through CAN FD light compatible interface

•

DIN High for a time t > tWAKEUP

4.1.2

Initialization

The device enters initialization phase under the following conditions:

•

Sleep pattern sent through CAN FD light compatible interface

•

One frame setting bit (BUSMODE,GOSTBY) = (0,1)

•

DIN low for a time t > tSTDBY AND power on reset delay time (tPOR_DELAY) elapsed AND all channels NOT

set permanently ON in fail-safe (all FS_OUTx_EN bits = [0])

The initialization mode characteristics are:

•

VS > VS_POR_H

•

V3V3 > V3V3_POR_H

•

Shadow register(1) loaded from FTP

•

Outputs disabled

•

CAN FD light compatible interface inactive

1. Shadow registers are RAM copy of FTP registers, added to speed-up transition between standby to fail-safe modes and fail-

safe to normal modes.

The device leaves automatically initialization mode entering standby mode after tSTARTUP.

4.1.3

Reset mode

The device enters reset mode (transition state) under the following conditions:

•

By default, once the device leaves standby mode;

•

If device state is fail-safe/stand-alone mode, when V3V3 < V3V3_POR_L

•

If device state is normal/bus mode, when one of the following events occurs:

–

Watchdog failure

–

One frame setting bits (BUSMODE,GOSTBY) = (0,0)

–

One frame setting bits (BUSMODE,GOSTBY) = (1,1)

–

V3V3 < V3V3_POR _L

The reset mode characteristics are:

LDLL16EN

Functional description

DS14111 - Rev 5

page 12/102

LDLL16ENTR Datasheet(PDF) 12 Page - STMicroelectronics

LDLL16ENTR Datasheet(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL