HD6417618 datasheet(277/646 Pages) RENESAS

277 / 646 page

Section 11 Ethernet Controller (EtherC)

Rev. 6.00 Jun. 12, 2007 Page 245 of 610

REJ09B0131-0600

11.3.19

IPG Register (IPGR)

IPGR sets the IPG (Inter Packet Gap). This register must not be changed while the transmitting

and receiving functions of the EtherC mode register (ECMR) are enabled. (For details, refer to

section 11.4.6, Operation by IPG Setting.)

Bit

Bit Name

Initial

Value

R/W

Description

31 to 5



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

4 to 0

IPG4 to IPG0

H'13

R/W

Inter Packet Gap

Sets the IPG value every 4-bit time.

H'00: 20-bit time

H'01: 24-bit time

H'13: 96-bit time (Initial value)

H'1F: 144-bit time

11.3.20

Automatic PAUSE Frame Set Register (APR)

APR sets the TIME parameter value of the automatic PAUSE frame. When transmitting the

automatic PAUSE frame, the value set in this register is used as the TIME parameter of the

PAUSE frame.

Bit

Bit Name

Initial

Value

R/W

Description

31 to 16



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

15 to 0

AP15 to AP0

All 0

R/W

Automatic PAUSE

Sets the TIME parameter value of the automatic

PAUSE frame. At this time, 1 bit means 512-bit time.

HD6417618 Datasheet(PDF) 277 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 277 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL