HD6417618 datasheet(38/646 Pages) RENESAS

Part #	HD6417618

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series

PDF	646 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

38 / 646 page

Section 1 Overview

Rev. 6.00 Jun. 12, 2007 Page 6 of 610

REJ09B0131-0600

1.2

Block Diagram

Figure 1.1 is a block diagram of this LSI.

SuperH

CPU core

User break

controller

(UBC)

Cache

access

controller

(CCN)

U memory

4 kbytes

Cache

memory

4 kbytes

(SH7618)

16 kbytes

(SH7618A)

Bus state

controller

(BSC)

Peripheral

bus

controller

Ethernet

controller

direct memory

access

controller

(E-DMAC)

CPU bus (I clock)

Internal bus (B clock)

External bus

Notes:

Host

interface

(HIF)

User

debugging

interface

(H-UDI)

Interrupt

controller

(INTC)

Power-

down

mode

control

Watchdog

timer

(WDT)

Clock pulse

generator

(CPG)

Serial

communication

interface

with FIFO

(SCIF)*1

Transmit FIFO

(256 bytes (SH7618))

Ethernet controller

(EtherC)

Receive FIFO

(512 bytes (SH7618A))

Peripheral bus (P clock)

I/O port,

Pin function

controller

(PFC)

Compare

match timer

(CMT)*2

1-kbyte

SRAM

1. SCIF includes three channels.

2. CMT includes two channels.

Figure 1.1 Block Diagram

HD6417618 Datasheet(PDF) 38 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 38 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL