HD6417618 datasheet(53/646 Pages) RENESAS

53 / 646 page

Section 2 CPU

Rev. 6.00 Jun. 12, 2007 Page 21 of 610

REJ09B0131-0600

2.2.1

General Registers (Rn)

There are sixteen 32-bit general registers (Rn), designated R0 to R15. The general registers are

used for data processing and address calculation. R0 is also used as an index register. With a

number of instructions, R0 is the only register that can be used. R15 is used as a hardware stack

pointer (SP). In exception handling, R15 is used for accessing the stack to save or restore the

status register (SR) and program counter (PC) values.

2.2.2

Control Registers

There are three 32-bit control registers, designated status register (SR), global base register (GBR),

and vector base register (VBR). SR indicates a processing state. GBR is used as a base address in

GBR indirect addressing mode for data transfer of on-chip peripheral module registers. VBR is

used as a base address of the exception handling (including interrupts) vector table.

• Status register (SR)

Bit

name

Default

Read/

Write

Description

31 to 10



All 0

R/W

Reserved

These bits are always read as 0. The write value

should always be 0.

Undefined

R/W

Used by the DIV0U, DIV0S, and DIV1 instructions.

Undefined

R/W

Used by the DIV0U, DIV0S, and DIV1 instructions.

R/W

Interrupt Mask

3, 2



All 0

R/W

Reserved

These bits are always read as 0. The write value

should always be 0.

Undefined

R/W

Used by the multiply and accumulate instruction.

HD6417618 Datasheet(PDF) 53 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL