Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 29 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 29 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 25Page - Renesas Technology Corp HD6417618 Datasheet HTML 26Page - Renesas Technology Corp HD6417618 Datasheet HTML 27Page - Renesas Technology Corp HD6417618 Datasheet HTML 28Page - Renesas Technology Corp HD6417618 Datasheet HTML 29Page - Renesas Technology Corp HD6417618 Datasheet HTML 30Page - Renesas Technology Corp HD6417618 Datasheet HTML 31Page - Renesas Technology Corp HD6417618 Datasheet HTML 32Page - Renesas Technology Corp HD6417618 Datasheet HTML 33Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 646 page
background image
Rev. 6.00 Jun. 12, 2007 Page xxix of xxxii
Tables
Section 1 Overview
Table 1.1
Pin Functions ............................................................................................................ 8
Table 1.2
Pin Features ............................................................................................................ 13
Section 2 CPU
Table 2.1
Initial Values of Registers....................................................................................... 23
Table 2.2
Word Data Sign Extension...................................................................................... 25
Table 2.3
Delayed Branch Instructions................................................................................... 26
Table 2.4
T Bit........................................................................................................................ 26
Table 2.5
Access to Immediate Data ...................................................................................... 27
Table 2.6
Access to Absolute Address.................................................................................... 27
Table 2.7
Access with Displacement ...................................................................................... 28
Table 2.8
Addressing Modes and Effective Addresses........................................................... 28
Table 2.9
Instruction Formats ................................................................................................. 32
Table 2.10
Instruction Types .................................................................................................... 35
Section 3 Cache
Table 3.1
LRU and Way to be Replaced ................................................................................ 50
Table 3.2
Correspondence between Divided Areas and Cache............................................... 51
Section 5 Exception Handling
Table 5.1
Types of Exceptions and Priority............................................................................ 65
Table 5.2
Timing for Exception Detection and Start of Exception Handling ......................... 66
Table 5.3
Vector Numbers and Vector Table Address Offsets............................................... 67
Table 5.4
Calculating Exception Handling Vector Table Addresses...................................... 68
Table 5.5
Reset Status............................................................................................................. 69
Table 5.6
Bus Cycles and Address Errors............................................................................... 71
Table 5.7
Interrupt Sources..................................................................................................... 72
Table 5.8
Interrupt Priority ..................................................................................................... 73
Table 5.9
Types of Exceptions Triggered by Instructions ...................................................... 74
Table 5.10
Delay Slot Instructions, Interrupt Disabled Instructions, and Exceptions............... 76
Table 5.11
Stack Status after Exception Handling Ends........................................................... 77
Section 6 Interrupt Controller (INTC)
Table 6.1
Pin Configuration.................................................................................................... 83
Table 6.2
Interrupt Exception Handling Vectors and Priorities.............................................. 98
Table 6.3
Interrupt Response Time....................................................................................... 103
Section 7 Bus State Controller (BSC)
Table 7.1
Pin Configuration.................................................................................................. 108



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com