Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 70 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 70 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 66Page - Renesas Technology Corp HD6417618 Datasheet HTML 67Page - Renesas Technology Corp HD6417618 Datasheet HTML 68Page - Renesas Technology Corp HD6417618 Datasheet HTML 69Page - Renesas Technology Corp HD6417618 Datasheet HTML 70Page - Renesas Technology Corp HD6417618 Datasheet HTML 71Page - Renesas Technology Corp HD6417618 Datasheet HTML 72Page - Renesas Technology Corp HD6417618 Datasheet HTML 73Page - Renesas Technology Corp HD6417618 Datasheet HTML 74Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 646 page
background image
Section 2 CPU
Rev. 6.00 Jun. 12, 2007 Page 38 of 610
REJ09B0131-0600
The instruction code, operation, and execution cycles of the instructions are listed in the following
tables, classified by type.
Instruction
Instruction Code
Summary of
Operation
Execution
Cycles
T Bit
Indicated by mnemonic.
Explanation of Symbols
OP.Sz SRC, DEST
OP:
Operation code
Sz:
Size
SRC: Source
DEST: Destination
Rm: Source register
Rn:
Destination
register
imm: Immediate data
disp: Displacement*
2
Indicated in MSB
↔
LSB order.
Explanation of Symbols
mmmm: Source register
nnnn: Destination
register
0000: R0
0001: R1
.........
1111: R15
iiii:
Immediate data
dddd: Displacement
Indicates summary of
operation.
Explanation of Symbols
→, ←: Transfer direction
(xx):
Memory operand
M/Q/T: Flag bits in SR
&:
Logical AND of each bit
|:
Logical OR of each bit
^:
Exclusive logical OR of
each bit
–:
Logical NOT of each bit
<<n: n-bit left shift
>>n: n-bit right shift
Value when no
wait cycles are
inserted*
1
Value of T bit after
instruction is
executed
Explanation of
Symbols
: No change
Notes: 1. The table shows the minimum number of execution states. In practice, the number of
instruction execution states will be increased in cases such as the following:
•
When there is contention between an instruction fetch and a data access
•
When the destination register of a load instruction (memory
→ register) is also used
by the following instruction
2.
Scaled (
×1, ×2, or ×4) according to the instruction operand size, etc.
For details, see SH-1/SH-2/SH-DSP Software Manual.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com