HD6417618 datasheet(62/646 Pages) RENESAS

Part #	HD6417618

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series

PDF	646 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

62 / 646 page

Section 2 CPU

Rev. 6.00 Jun. 12, 2007 Page 30 of 610

REJ09B0131-0600

Addressing

Mode

Instruction

Format

Effective Address Calculation Method

Calculation

Formula

Index GBR

indirect

@(R0,

GBR)

Effective address is sum of register GBR and

R0 contents.

GBR

+ R0

GBR + R0

PC relative with

displacement

@(disp:8,

PC)

Effective address is PC with 8-bit displacement

disp added. After disp is zero-extended, it is

multiplied by 2 (word) or 4 (longword), according

to the operand size. With a longword operand,

the lower 2 bits of PC are masked.

PC + disp

× 2

PC&

H'FFFFFFFC

+ disp

× 4

H'FFFFFFFC

2/4

disp (zero-extended)

*With longword operand

Word: PC + disp

× 2

Longword:

PC&H'FFFFFFFC

+ disp

× 4

PC relative

disp:8

Effective address is PC with 8-bit displacement

disp added after being sign-extended and

multiplied by 2.

disp

(sign-extended)

PC + disp

× 2

PC + disp

× 2

disp:12

Effective address is PC with 12-bit displacement

disp added after being sign-extended and

multiplied by 2.

disp

(sign-extended)

PC + disp

× 2

PC + disp

× 2

HD6417618 Datasheet(PDF) 62 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 62 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL