Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 228 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 228 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 224Page - Renesas Technology Corp HD6417618 Datasheet HTML 225Page - Renesas Technology Corp HD6417618 Datasheet HTML 226Page - Renesas Technology Corp HD6417618 Datasheet HTML 227Page - Renesas Technology Corp HD6417618 Datasheet HTML 228Page - Renesas Technology Corp HD6417618 Datasheet HTML 229Page - Renesas Technology Corp HD6417618 Datasheet HTML 230Page - Renesas Technology Corp HD6417618 Datasheet HTML 231Page - Renesas Technology Corp HD6417618 Datasheet HTML 232Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 228 / 646 page
background image
Section 8 Clock Pulse Generator (CPG)
Rev. 6.00 Jun. 12, 2007 Page 196 of 610
REJ09B0131-0600
PHY-LSI Clock Frequency Control Register: The PHY-LSI clock frequency control register
sets the frequency division ratio of the PHY-LSI clock.
8.2
Input/Output Pins
Table 8.1 shows the CPG pin configuration.
Table 8.1
Pin Configuration
Pin Name
Abbr.
I/O
Description
Mode control pins*
MD0
Input
Set the clock operating mode.
MD1
Input
Set the clock operating mode.
MD2
Input
Set the clock operating mode.
Clock input pins
XTAL
Output
Connects a crystal resonator.
EXTAL
Input
Connects a crystal resonator or an external clock.
Clock output pin
CKIO
Output
Outputs an external clock.
PHY-LSI clock pin
CK_PHY Output
Outputs a clock for an external PHY-LSI.
Note:
*
The values of these mode control pins are sampled only at a power-on reset or in a
software standby with the MDCHG bit in STBCR to 1. This can prevent the erroneous
operation of this LSI.
8.3
Clock Operating Modes
Table 8.2 shows the relationship between the mode control pins (MD2 to MD0) combinations and
the clock operating modes. Table 8.3 shows the usable frequency ranges in the clock operating
modes and the frequency range of the input clock.
Table 8.2
Mode Control Pins and Clock Operating Modes
Pin Values
Clock I/O
Clock
Operating
Mode
MD2 MD1 MD0
Source
Output
PLL2
PLL1
CKIO Frequency
1
0
0
1
EXTAL
CKIO
ON (
×4)
ON (
×1, ×2) (EXTAL) × 4
2
0
1
0
Crystal resonator
CKIO
ON (
×4)
ON (
×1, ×2) (Crystal resonator) × 4
5
1
0
1
EXTAL
CKIO
ON (
×2)
ON (
×1, ×2) (EXTAL) × 2
6
1
1
0
Crystal resonator
CKIO
ON (
×2)
ON (
×1, ×2) (Crystal resonator) × 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com