HD6417618 datasheet(431/646 Pages) RENESAS

431 / 646 page

Section 15 Host Interface (HIF)

Rev. 6.00 Jun. 12, 2007 Page 399 of 610

REJ09B0131-0600

Bit

Bit Name

Initial

Value

R/W

Description

DMD

DPOL

R/W

DREQ Mode

DREQ Polarity

Controls the assert mode for the HIFDREQ pin. For

details on the negate timing, see section 15.8, External

DMAC Interface.

00: For a DMAC transfer request to an external device,

low level is generated at the HIFDREQ pin. The

default for the HIFDREQ pin is high-level output.

01: For a DMAC transfer request to an external device,

high level is generated at the HIFDREQ pin. The

default for the HIFDREQ pin is low-level output.

10: For a DMAC transfer request to an external device,

falling edge is generated at the HIFDREQ pin. The

default for the HIFDREQ pin is high-level output.

11: For a DMAC transfer request to an external device,

rising edge is generated at the HIFDREQ pin. The

default for the HIFDREQ pin is low-level output.

BMD

BSEL

R/W

HIFRAM Bank Mode

HIFRAM Bank Select

Controls the HIFRAM access mode.

00: Both an external device and the on-chip CPU can

access bank 0. When access by both of these

conflict, even though the access addresses differ,

access by the external device is processed before

access by the on-chip CPU. Bank 1 cannot be

accessed.

01: Both an external device and the on-chip CPU can

access bank 1. When access by both of these

conflict, even though the access addresses differ,

access by the external device is processed before

access by the on-chip CPU. Bank 0 cannot be

accessed.

10: An external device can access only bank 0 while

the on-chip CPU can access only bank 1.

11: An external device can access only bank 1 while

the on-chip CPU can access only bank 0.

HD6417618 Datasheet(PDF) 431 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 431 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL