| Electronic Components Datasheet Search |
|
HD6417618 Datasheet(PDF) 359 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 Datasheet(HTML) 359 Page - Renesas Technology Corp |
|
359 / 646 page ![]() Section 14 Serial Communication Interface with FIFO (SCIF) Rev. 6.00 Jun. 12, 2007 Page 327 of 610 REJ09B0131-0600 Figure 14.1 shows a block diagram of the SCIF for each channel. Module data bus SCFRDR (16 stage) SCRSR RxD TxD SCK CTS RTS SCFTDR (16 stage) SCTSR SCSMR SCLSR SCFDR SCFCR SCFSR SCBRRn Parity generation Parity check Transmission/ reception control Baud rate generator Clock External clock P φ P φ/4 P φ/16 P φ/64 TXI RXI ERI BRI SCIF Internal data bus SCSCR SCSPTR SCRSR: SCFRDR: SCTSR: SCFTDR: SCSMR: SCSCR: [Legend] SCFSR: SCBRR: SCSPTR: SCFCR: SCFDR: SCLSR: Receive shift register Receive FIFO data register Transmit shift register Transmit FIFO data register Serial mode register Serial control register Serial status register Bit rate register Serial port register FIFO control register FIFO data count register Line status register Figure 14.1 Block Diagram of SCIF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |