Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

34708 Datasheet(PDF) 109 Page - Freescale Semiconductor, Inc

Part # 34708
Description  Power Management Integrated Circuit (PMIC) for i.MX50/53 Families
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

34708 Datasheet(HTML) 109 Page - Freescale Semiconductor, Inc

Back Button 34708 Datasheet HTML 105Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 106Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 107Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 108Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 109Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 110Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 111Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 112Page - Freescale Semiconductor, Inc 34708 Datasheet HTML 113Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 159 page
background image
Analog Integrated Circuit Device Data
109
Freescale Semiconductor
MC34708
Functional Block Description
7.9.1.2
SPI Timing Requirements
The following diagram and table summarize the SPI timing requirements. The SPI input and output levels are set via the SPIVCC
pin, by connecting it to the desired supply. This would typically be tied to SW5 and programmed for 1.80 V. The strength of the
MISO driver is programmable through the SPIDRV [1:0] bits. See Thermal Protection Thresholds for detailed SPI electrical
characteristics.
Figure 35. SPI Interface Timing Diagram
Table 99. SPI Interface Timing Specifications(72)
Parameter
Description
T min (ns)
tSELSU
Time CS has to be high before the first rising edge of CLK
15
tSELHLD
Time CS has to remain high after the last falling edge of CLK
15
tSELLOW
Time CS has to remain low between two transfers
15
tCLKPER
Clock period of CLK
38
tCLKHIGH
Part of the clock period where CLK has to remain high
15
tCLKLOW
Part of the clock period where CLK has to remain low
15
tWRTSU
Time MOSI has to be stable before the next rising edge of CLK
4.0
tWRTHLD
Time MOSI has to remain stable after the rising edge of CLK
4.0
tRDSU
Time MISO will be stable before the next rising edge of CLK
4.0
tRDHLD
Time MISO will remain stable after the falling edge of CLK
4.0
tRDEN
Time MISO needs to become active after the rising edge of CS
4.0
tRDDIS
Time MISO needs to become inactive after the falling edge of CS
4.0
Notes
72.
This table reflects a maximum SPI clock frequency of 26 MHz.
CS
CLK
MOSI
MISO
tCLKPER
tCLKLOW
tDKHIGH
tSELSU
tSELHLD
tSELLOW
tRDDIS
tRDHLD
tRDSU
tRDEN
tWRTSU
tWRTHLD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com