| Electronic Components Datasheet Search |
|
HD6417618 Datasheet(PDF) 292 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 Datasheet(HTML) 292 Page - Renesas Technology Corp |
|
292 / 646 page ![]() Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC) Rev. 6.00 Jun. 12, 2007 Page 260 of 610 REJ09B0131-0600 12.2 Register Descriptions The E-DMAC has the following registers. For addresses and access sizes of these registers, see section 20, List of Registers. • E-DMAC mode register (EDMR) • E-DMAC transmit request register (EDTRR) • E-DMAC receive request register (EDRRR) • Transmit descriptor list address register (TDLAR) • Receive descriptor list address register (RDLAR) • EtherC/E-DMAC status register (EESR) • EtherC/E-DMAC status interrupt permission register (EESIPR) • Transmit/receive status copy enable register (TRSCER) • Receive missed-frame counter register (RMFCR) • Transmit FIFO threshold register (TFTR) • FIFO depth register (FDR) • Receiving method control register (RMCR) • E-DMAC operation control register (EDOCR) • Receive buffer write address register (RBWAR) • Receive descriptor fetch address register (RDFAR) • Transmit buffer read address register (TBRAR) • Transmit descriptor fetch address register (TDFAR) • Flow control FIFO threshold register (FCFTR) • Transmit interrupt register (TRIMD) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |