Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 289 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 289 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 285Page - Renesas Technology Corp HD6417618 Datasheet HTML 286Page - Renesas Technology Corp HD6417618 Datasheet HTML 287Page - Renesas Technology Corp HD6417618 Datasheet HTML 288Page - Renesas Technology Corp HD6417618 Datasheet HTML 289Page - Renesas Technology Corp HD6417618 Datasheet HTML 290Page - Renesas Technology Corp HD6417618 Datasheet HTML 291Page - Renesas Technology Corp HD6417618 Datasheet HTML 292Page - Renesas Technology Corp HD6417618 Datasheet HTML 293Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 646 page
background image
Section 11 Ethernet Controller (EtherC)
Rev. 6.00 Jun. 12, 2007 Page 257 of 610
REJ09B0131-0600
Manual PAUSE Frame Transmission: PAUSE frames are transmitted by directives from the
software. When writing the Timer value to the manual PAUSE frame set register (MPR), manual
PAUSE frame transmission is started. With this method, PAUSE frame transmission is carried out
only once.
PAUSE Frame Reception: The next frame is not transmitted until the time indicated by the
Timer value elapses after receiving a PAUSE frame. However, the transmission of the current
frame is continued. A received PAUSE frame is valid only when the RXF bit in the EtherC mode
register (ECMR) is set to 1.
11.5
Connection to PHY-LSI
Figure 11.8 shows an example of connection to a DP83846AVHG (National Semiconductor
Corporation).
TX-ER
MII_TXD3
MII_TXD2
MII_TXD1
MII_TXD0
TX-EN
TX-CLK
MDC
MDIO
MII_RXD3
MII_RXD2
MII_RXD1
MII_RXD0
RX-CLK
CRS
COL
RX-DV
RX-ER
TX_ER
TXD3
TXD2
TXD1
TXD0
TX_EN
TX_CLK
MDC
MDIO
RXD3
RXD2
RXD1
RXD0
RX_CLK
CRS
COL
RX_DV
RX_ER
This LSI
DP83846AVHG
MII (Media independent interface)
Figure 11.8 Example of Connection to DP83846AVHG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com