HD6417618 datasheet(295/646 Pages) RENESAS

295 / 646 page

Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)

Rev. 6.00 Jun. 12, 2007 Page 263 of 610

REJ09B0131-0600

12.2.3

E-DMAC Receive Request Register (EDRRR)

EDRRR is a 32-bit readable/writable register that issues receive directives to the E-DMAC. When

the receive request bit is set, the E-DMAC reads the relevant receive descriptor. If the receive

descriptor active bit in the descriptor has the "active" setting, the E-DMAC prepares for a receive

request from the EtherC. When one receive buffer of data has been received, the E-DMAC reads

the next descriptor and prepares to receive the next frame. If the receive descriptor active bit in the

descriptor has the "inactive" setting, the RR bit is cleared and operation of the receive DMAC is

halted.

Bit

Bit Name

Initial

value

R/W

Description

31 to 1



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

R/W

Receive Request

0: The receive function is disabled*

1: A receive descriptor is read and the E-DMAC is

ready to receive

Note:

If the receive function is disabled during frame reception, write-back is not performed

successfully to the receive descriptor. Following pointers to read a receive descriptor

become abnormal and the E-DMAC cannot operate successfully. In this case, to make

the E-DMAC reception enabled again, execute a software reset by the SWR bit in

EDMR. To make the E-DMAC reception disabled without executing a software reset,

set the RE bit in ECMR. Next, after the E_DMAC has completed the reception and

write-back to the receive descriptor has been confirmed, disable the receive function of

this register.

HD6417618 Datasheet(PDF) 295 Page - Renesas Technology Corp