Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 297 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 297 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 293Page - Renesas Technology Corp HD6417618 Datasheet HTML 294Page - Renesas Technology Corp HD6417618 Datasheet HTML 295Page - Renesas Technology Corp HD6417618 Datasheet HTML 296Page - Renesas Technology Corp HD6417618 Datasheet HTML 297Page - Renesas Technology Corp HD6417618 Datasheet HTML 298Page - Renesas Technology Corp HD6417618 Datasheet HTML 299Page - Renesas Technology Corp HD6417618 Datasheet HTML 300Page - Renesas Technology Corp HD6417618 Datasheet HTML 301Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 297 / 646 page
background image
Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)
Rev. 6.00 Jun. 12, 2007 Page 265 of 610
REJ09B0131-0600
12.2.6
EtherC/E-DMAC Status Register (EESR)
EESR is a 32-bit readable/writable register that shows communications status information on the
E-DMAC in combination with the EtherC. The information in this register is reported in the form
of interrupts. Individual bits are cleared by writing 1 (however, bit 22 (ECI) is a read-only bit and
not to be cleared by writing 1) and are not affected by writing 0. Each interrupt source can also be
masked by means of the corresponding bit in the EtherC/E-DMAC status interrupt permission
register (EESIPR).
The interrupts generated by this register are EINT0. For interrupt priority, see section 6.5,
Interrupt Exception Handling Vector Table.
Bit
Bit Name
Initial
value
R/W
Description
31
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
30
TWB
0
R/W
Write-Back Complete
Indicates that write-back from the E-DMAC to the
corresponding descriptor has completed. This
operation is enabled when the TIS bit in TRIMD is set
to 1.
0: Write-back has not completed, or no transmission
directive
1: Write-back has completed
29 to 27
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
26
TABT
0
R/W
Transmit Abort Detection
Indicates that the EtherC aborts transmitting a frame
because of failures during transmitting the frame.
0: Frame transmission has not been aborted or no
transmit directive
1: Frame transmit has been aborted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com