HD6417618 datasheet(446/646 Pages) RENESAS

446 / 646 page

Section 15 Host Interface (HIF)

Rev. 6.00 Jun. 12, 2007 Page 414 of 610

REJ09B0131-0600

When the external DMAC is specified to detect high level of the HIFDREQ signal, set DMD = 0

and DPOL = 1. At the time the DPOL bit is set to 1, HIFDREQ becomes low. Then after writing 1

to the DTRG bit, HIFDREQ remains high until low level is detected for both the

HIFCS and

HIFRS signals.

In this case, when the HIFDREQ signal is used, make sure that the setup time (

HIFCS assertion to

HIFRS settling) and the hold time (HIFRS hold to

HIFCS negate) are satisfied. If t

HIFAS and tHIFAH

stipulated in section 21.4.9, HIF Timing, are not satisfied, the HIFDREQ signal may be negated

unintentionally.

DTRG bit

DPOL bit

HIFDREQ

HIFCS

HIFRS

Negated in synchronization

with the DPOL bit being set

by the on-chip CPU.

The DTRG bit is cleared

simultaneously with

HIFDREQ negate.

Negated when

HIFCS = HIFRS = low level.

Latency is tPCYC (peripheral clock cycle)

× 3 cyc or less.

Asserted in synchronization

with the DTRG bit being set

by the on-chip CPU.

Figure 15.9 HIFDREQ Timing (When DMD = 0 and DPOL = 1)

When the external DMAC is specified to detect the falling edge of the HIFDREQ signal, set DMD

= 1 and DPOL = 0. After writing 1 to the DTRG bit, a low pulse of 32 peripheral clock cycles is

generated at the HIFDREQ pin.

DTRG bit

DPOL bit

HIFDREQ

After assert, negated when

tPCYC (peripheral clock cycle)

× 32 cyc have elapsed.

Asserted in synchronization

with the DTRG bit being set

by the on-chip CPU.

The DTRG bit is cleared

simultaneously with

HIFDREQ negate.

Figure 15.10 HIFDREQ Timing (When DMD = 1 and DPOL = 0)

HD6417618 Datasheet(PDF) 446 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 446 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL