HD6417618 datasheet(255/646 Pages) RENESAS

255 / 646 page

Section 10 Power-Down Modes

Rev. 6.00 Jun. 12, 2007 Page 223 of 610

REJ09B0131-0600

10.5

Software Standby Mode

10.5.1

Transition to Software Standby Mode

This LSI switches from a program execution state to software standby mode by executing the

SLEEP instruction when the STBY bit in STBCR is 1. In software standby mode, not only the

CPU but also the clock and on-chip peripheral modules halt. The clock output from the CKIO pin

also halts.

The contents of the CPU and cache registers remain unchanged. Some registers of on-chip

peripheral modules are, however, initialized. Table 10.3 lists the states of on-chip peripheral

modules registers in software standby mode.

Table 10.3

Module

Registers Initialized

Registers Retaining

Data

Interrupt controller (INTC)



All registers

Clock pulse generator (CPG)



All registers

User break controller (UBC)



All registers

Bus state controller (BSC)



All registers

Ethernet controller (EtherC)



All registers

Direct memory access controller for

Ethernet controller (E-DMAC)



All registers

I/O port



All registers

User debugging interface (H-UDI)



All registers

Serial communication interface with FIFO

(SCIF0 to SCIF2)



All registers

Compare match timer (CMT0 and CMT1)

All registers



Host interface (HIF)



All registers

HD6417618 Datasheet(PDF) 255 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 255 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL