| Electronic Components Datasheet Search |
|
HD6417618 Datasheet(PDF) 189 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 Datasheet(HTML) 189 Page - Renesas Technology Corp |
|
189 / 646 page ![]() Section 7 Bus State Controller (BSC) Rev. 6.00 Jun. 12, 2007 Page 157 of 610 REJ09B0131-0600 Table 7.12 Relationship between Register Settings and Address Multiplex Output (3) Conditions: One 128-Mbit product (2 Mwords x 16 bits x 4 banks, 9-bit column product) is connected with A3BSZ[1:0] = 10 (16-bit data bus width), A3ROW[1:0] = 01 (12-bit row address), and A3COL[1:0] = 01 (9-bit column address). Pins of this LSI Output Row Address Output Column Address Pins of SDRAM Function A17 A26 A17 Unused A16 A25 A16 A15 A24 A15 A14 A23* 2 A23* 2 A13 (BA1) Specifies bank A13 A22* 2 A22* 2 A12 (BA0) A12 A21 A12 A11 Address A11 A20 L/H* 1 A10/AP Specifies address/precharge A10 A19 A10 A9 Address A9 A18 A9 A8 A8 A17 A8 A7 A7 A16 A7 A6 A6 A15 A6 A5 A5 A14 A5 A4 A4 A13 A4 A3 A3 A12 A3 A2 A2 A11 A2 A1 A1 A10 A1 A0 A0 A9 A0 Unused Notes: 1. L/H is a bit used in the command specification; it is fixed low or high according to the access mode. 2. Bank address specification |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |