HD6417618 datasheet(160/646 Pages) RENESAS

Part #	HD6417618

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series

PDF	646 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

160 / 646 page

Section 7 Bus State Controller (BSC)

Rev. 6.00 Jun. 12, 2007 Page 128 of 610

REJ09B0131-0600

• CS6BWCR

Bit

Bit Name

Initial

Value

R/W

Description

31 to 21



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

BAS

R/W

Byte Access Selection for Byte-Selection SRAM

Specifies the

WEn (BEn) and RD/WR signal timing when

the byte-selection SRAM interface is used.

0: Asserts the

WEn (BEn) signal at the read/write timing

(signal used as strobe) and asserts the RD/

WR signal

during the write access cycle (signal used as status)

1: Asserts the

WEn (BEn) signal during the read/write

access cycle (used as status) and asserts the RD/

signal at the write timing (used as strobe)

19 to 13



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

SW1

SW0

R/W

Number of Delay Cycles from Address,

CSn Assertion to

RD, WEn (BEn) Assertion

Specify the number of delay cycles from address and

CSn assertion to RD and WEn (BEn) assertion.

00: 0.5 cycles

01: 1.5 cycles

10: 2.5 cycles

11: 3.5 cycles

HD6417618 Datasheet(PDF) 160 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 160 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL