Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 147 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 147 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 143Page - Renesas Technology Corp HD6417618 Datasheet HTML 144Page - Renesas Technology Corp HD6417618 Datasheet HTML 145Page - Renesas Technology Corp HD6417618 Datasheet HTML 146Page - Renesas Technology Corp HD6417618 Datasheet HTML 147Page - Renesas Technology Corp HD6417618 Datasheet HTML 148Page - Renesas Technology Corp HD6417618 Datasheet HTML 149Page - Renesas Technology Corp HD6417618 Datasheet HTML 150Page - Renesas Technology Corp HD6417618 Datasheet HTML 151Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 646 page
background image
Section 7 Bus State Controller (BSC)
Rev. 6.00 Jun. 12, 2007 Page 115 of 610
REJ09B0131-0600
Bit
Bit Name
Initial
Value
R/W
Description
1
HIZMEM
0
R/W
Hi-Z Memory Control
Specifies the pin state in standby mode for pins A25 to
A0,
BS, CSn, RD/WR, WEn (BEn)/DQMxx, and RD.
0: High impedance in standby mode
1: Driven in standby mode
0
HIZCNT
0
R/W
Hi-Z Control
Specifies the pin state in standby mode for the CKIO,
CKE,
RAS, and CAS pins.
0: High impedance in standby mode
1: Driven in standby mode
Note:
*
The external pin (MD5) state for specifying endian is sampled at a power-on reset.
When big endian is specified, this bit is read as 0 and when little endian is specified, this
bit is read as 1.
7.4.2
CSn Space Bus Control Register (CSnBCR) (n = 0, 2, 3, 4, 5B, 6B)
CSnBCR specifies the type of memory connected to each space, data-bus width of each space, and
the number of wait cycles between access cycles.
Do not access external memory other than area 0 until setting CSnBCR is completed.
Bit
Bit Name
Initial
Value
R/W
Description
31, 30
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
29
28
IWW1
IWW0
1
1
R/W
R/W
Idle Cycles between Write-Read Cycles and Write-Write
Cycles
Specify the number of idle cycles to be inserted after the
access to a memory that is connected to the area. The
write and read cycles or write and write cycles performed
consecutively are the target cycle.
000: No idle cycle inserted
001: 1 idle cycle inserted
010: 2 idle cycles inserted
011: 4 idle cycles inserted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com