HD6417618 datasheet(537/646 Pages) RENESAS

537 / 646 page

Section 19 User Debugging Interface (H-UDI)

Rev. 6.00 Jun. 12, 2007 Page 505 of 610

REJ09B0131-0600

19.4.2

Reset Configuration

Table 19.4

Reset Configuration

ASEMD*1

RES

TRST

LSI State

High

Low

Normal reset and H-UDI reset

High

Normal reset

High

Low

H-UDI reset only

High

Normal operation

Low

Reset hold*

High

Normal reset

High

Low

H-UDI reset only

High

Normal operation

Notes: 1. Selects to normal mode or ASE mode.

ASEMD0 = high: normal mode

ASEMD0 = low: ASE mode

2. In ASE mode, the reset hold state is entered by driving the

RES and TRST pins low for

the given time. In this state, the CPU does not start up, even if the

RES pin is driven

high. After that, when the

TRST pin is driven high, H-UDI operation is enabled, but the

CPU does not start up. The reset hold state is canceled by the following: another

RES

assert (power-on reset) or

TRST reassert.

19.4.3

TDO Output Timing

The timing of data output from the TDO differs according to the command type set in SDIR. The

timing changes at the TCK falling edge when JTAG commands (EXTEST, CLAMP, HIGHZ,

SAMPLE/PRELOAD, IDCODE, and BYPASS) are set. This is a timing of the JTAG standard.

When the H-UDI commands (H-UDI reset negate, H-UDI reset assert, and H-UDI interrupt) are

set, the TDO signal is output at the TCK rising edge earlier than the JTAG standard by a half

cycle.

HD6417618 Datasheet(PDF) 537 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 537 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL