Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 267 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 267 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 263Page - Renesas Technology Corp HD6417618 Datasheet HTML 264Page - Renesas Technology Corp HD6417618 Datasheet HTML 265Page - Renesas Technology Corp HD6417618 Datasheet HTML 266Page - Renesas Technology Corp HD6417618 Datasheet HTML 267Page - Renesas Technology Corp HD6417618 Datasheet HTML 268Page - Renesas Technology Corp HD6417618 Datasheet HTML 269Page - Renesas Technology Corp HD6417618 Datasheet HTML 270Page - Renesas Technology Corp HD6417618 Datasheet HTML 271Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 267 / 646 page
background image
Section 11 Ethernet Controller (EtherC)
Rev. 6.00 Jun. 12, 2007 Page 235 of 610
REJ09B0131-0600
Bit
Bit Name
Initial
Value
R/W
Description
0
PRM
0
R/W
Promiscuous Mode
Setting this bit enables all Ethernet frames to be
received. All Ethernet frames means all receivable
frames, irrespective of differences or enabled/disabled
status (destination address, broadcast address,
multicast bit, etc.).
0: EtherC performs normal operation
1: EtherC performs promiscuous mode operation
11.3.2
EtherC Status Register (ECSR)
ECSR is a 32-bit readable/writable register and indicates the status in the EtherC. This status can
be notified to the CPU by interrupts. When 1 is written to the PSRTO, LCHNG, MPD, and ICD,
the corresponding flags can be cleared. Writing 0 does not affect the flag. For bits that generate
interrupt, the interrupt can be enabled or disabled according to the corresponding bit in ECSIPR.
The interrupts generated due to this status register are indicated in the ECI bit in EESR.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 5
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
4
PSRTO
0
R/W
PAUSE Frame Retransfer Retry Over
Indicates that during the retransfer of PAUSE frames
when the flow control is enabled, the number of
retries has exceeded the upper limit set in the
automatic PAUSE frame retransfer count set register
(TPAUSER).
0: Number of PAUSE frame retransfers has not
exceeded the upper limit
1: Number of PAUSE frame retransfers has
exceeded the upper limit
3
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com