| Electronic Components Datasheet Search |
|
HD6417618 Datasheet(PDF) 133 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618 Datasheet(HTML) 133 Page - Renesas Technology Corp |
|
133 / 646 page ![]() Section 6 Interrupt Controller (INTC) Rev. 6.00 Jun. 12, 2007 Page 101 of 610 REJ09B0131-0600 Program execution state Interrupt? User break? I3 to I0 ≤ level 14? Level 14 interrupt? Level 1 interrupt? I3 to I0 ≤ level 13? I3 to I0 = level 0? No Yes No No No No No No No No Yes Yes Yes Yes Yes Yes Yes Yes Save SR to stack Save PC to stack Copy interrupt level to I3 to I0 Read exception vector table Branch to exception handling routine H-UDI interrupt? No Yes Level 15 interrupt? Note: I3 to I0 are Interrupt mask bits in the status register (SR) of the CPU NMI? I3 to I0 ≤ level 14? No Yes Figure 6.3 Interrupt Sequence Flowchart |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |