Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 514 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 514 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 510Page - Renesas Technology Corp HD6417618 Datasheet HTML 511Page - Renesas Technology Corp HD6417618 Datasheet HTML 512Page - Renesas Technology Corp HD6417618 Datasheet HTML 513Page - Renesas Technology Corp HD6417618 Datasheet HTML 514Page - Renesas Technology Corp HD6417618 Datasheet HTML 515Page - Renesas Technology Corp HD6417618 Datasheet HTML 516Page - Renesas Technology Corp HD6417618 Datasheet HTML 517Page - Renesas Technology Corp HD6417618 Datasheet HTML 518Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 514 / 646 page
background image
Section 18 User Break Controller (UBC)
Rev. 6.00 Jun. 12, 2007 Page 482 of 610
REJ09B0131-0600
18.2.10
Execution Times Break Register (BETR)
BETR is a 16-bit readable/writable register. When the execution-times break condition of channel
B is enabled, this register specifies the number of execution times to make the break. The
maximum number is 2
12 – 1 times. Every time the break condition is satisfied, BETR is
decremented by 1. A break is issued when the break condition is satisfied after BETR becomes
H'0001.
Bit
Bit Name
Initial
Value
R/W
Description
15 to 12
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
11 to 0
BET11 to
BET0
All 0
R/W
Number of Execution Times
18.2.11
Branch Source Register (BRSR)
BRSR is a 32-bit read-only register. BRSR stores bits 27 to 0 in the address of the branch source
instruction. BRSR has the flag bit that is set to 1 when a branch occurs. This flag bit is cleared to 0
when BRSR is read, the setting to enable PC trace is made, or BRSR is initialized by a power-on
reset. Other bits are not initialized by a power-on reset. The four BRSR registers have a queue
structure and a stored register is shifted at every branch.
Bit
Bit Name
Initial
Value
R/W
Description
31
SVF
0
R
BRSR Valid Flag
Indicates whether or not the branch source address is
stored. When a branch is made, this flag is set to 1.
This flag is cleared to 0 by one of the following
conditions: when this flag is read from this register,
when PC trace is enabled, and when a power-on
reset is generated.
0: The value of BRSR register is invalid
1: The value of BRSR register is valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com