HD6417618 datasheet(243/646 Pages) RENESAS

243 / 646 page

Section 9 Watchdog Timer (WDT)

Rev. 6.00 Jun. 12, 2007 Page 211 of 610

REJ09B0131-0600

Bit

Bit Name

Initial

Value

R/W

Description

CKS2

CKS1

CKS0

R/W

Clock Select 2 to 0

These bits select the clock to be used for the

WTCNT count from the eight types obtainable by

dividing the peripheral clock (P

φ). The overflow

period that is shown inside the parenthesis in the

table is the value when the peripheral clock (P

φ) is

25 MHz.

000: P

φ (10 µs)

001: P

φ/4 (41 µs)

010: P

φ/16 (164 µs)

011: P

φ/32 (328 µs)

100: P

φ/64 (655 µs)

101: P

φ/256 (2.62 ms)

110: P

φ/1024 (10.49 ms)

111: P

φ/4096 (41.94 ms)

Note:

If bits CKS2 to CKS0 are modified when the

WDT is operating, the up-count may not be

performed correctly. Ensure that these bits

are modified only when the WDT is not

operating.

9.2.3

Notes on Register Access

The watchdog timer counter (WTCNT) and watchdog timer control/status register (WTCSR) are

more difficult to write to than other registers. The procedure for writing to these registers is given

below.

Writing to WTCNT and WTCSR: These registers must be written by a word transfer

instruction. They cannot be written by a byte or longword transfer instruction. When writing to

WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in

figure 9.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the

write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.

HD6417618 Datasheet(PDF) 243 Page - Renesas Technology Corp

HD6417618 Datasheet(HTML) 243 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL