Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6417618 Datasheet(PDF) 339 Page - Renesas Technology Corp

Part # HD6417618
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618 Datasheet(HTML) 339 Page - Renesas Technology Corp

Back Button HD6417618 Datasheet HTML 335Page - Renesas Technology Corp HD6417618 Datasheet HTML 336Page - Renesas Technology Corp HD6417618 Datasheet HTML 337Page - Renesas Technology Corp HD6417618 Datasheet HTML 338Page - Renesas Technology Corp HD6417618 Datasheet HTML 339Page - Renesas Technology Corp HD6417618 Datasheet HTML 340Page - Renesas Technology Corp HD6417618 Datasheet HTML 341Page - Renesas Technology Corp HD6417618 Datasheet HTML 342Page - Renesas Technology Corp HD6417618 Datasheet HTML 343Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 339 / 646 page
background image
Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)
Rev. 6.00 Jun. 12, 2007 Page 307 of 610
REJ09B0131-0600
However, as stated in step 3, the read access to the transmit FIFO by the EtherC module will
have been terminated, and the E-DMAC thus stops operating with the transmit FIFO full.
In short, this problem arises when [initial value of RP – WP value < length of remaining frame
data] at the point of the transmit underflow.
Maximum
transmit FIFO capacity
Transmit FIFO
Data for transmission is written
by the E-DMAC.
Data for transmission is read
by EtherC
1. Initial state after software reset
WP
Minimum
transmit FIFO capacity
RP
Transmit FIFO
Transmit FIFO
is full
Increment
Increment
2. Writing and reading of the data for transmission
WP
RP: Transmit FIFO read pointer
WP: Transmit FIFO write pointer
RP
Maximum
transmit FIFO capacity
Transmit FIFO
Initial state
3. Transmit-FIFO underflow has occurred
Minimum
transmit FIFO capacity
WP
RP
RP
Data for transmission is written
by the E-DMAC.
Data for transmission is read by EtherC
Transmit FIFO
4. Point where the problem makes the E-DMAC stop
WP
RP
Reading of data for transmission
by EtherC is terminated.
Figure 12.11 Operation when E-DMAC Stops and the Transmit FIFO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com