Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY8C3865LTI-059 Datasheet(PDF) 18 Page - Cypress Semiconductor

Part # CY8C3865LTI-059
Description  Programmable System-on-Chip (PSoC짰)
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C3865LTI-059 Datasheet(HTML) 18 Page - Cypress Semiconductor

Back Button CY8C3865LTI-059 Datasheet HTML 14Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 15Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 16Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 17Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 18Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 19Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 20Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 21Page - Cypress Semiconductor CY8C3865LTI-059 Datasheet HTML 22Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 129 page
background image
Document Number: 001-11729 Rev. *R
Page 18 of 129
PSoC® 3: CY8C38 Family
Data Sheet
Figure 4-2. Interrupt Processing Timing Diagram
Notes
1: Interrupt triggered asynchronous to the clock
2: The PEND bit is set on next active clock edge to indicate the interrupt arrival
3: POST bit is set following the PEND bit
4: Interrupt request and the interrupt number sent to CPU core after evaluation priority (Takes 3 clocks)
5: ISR address is posted to CPU core for branching
6: CPU acknowledges the interrupt request
7: ISR address is read by CPU for branching
8, 9: PEND and POST bits are cleared respectively after receiving the IRA from core
10: IRA bit is cleared after completing the current instruction and starting the instruction execution from ISR location (Takes 7 cycles)
11: IRC is set to indicate the completion of ISR, Active int. status is restored with previous status
The total interrupt latency (ISR execution)
= POST + PEND + IRQ + IRA + Completing current instruction and branching
= 1+1+1+2+7 cycles
= 12 cycles
The active interrupt ISR
address is posted to core
Interrupt generation and posting to CPU
The active interrupt
number is posted to core
Interrupt request sent to core for processing
Interrupt is posted to ascertain the priority
Pend bit is set on next system clock active edge
Arrival of new Interrupt
CLK
INT_INPUT
PEND
POST
IRQ
ACTIVE_INT_NUM
(#10)
INT_VECT_ADDR
IRA
IRC
S
S
S
S
S
S
S
S
S
S
S
0x0010
NA
CPU Response
Int. State
Clear
Completing current instruction and branching to vector address
Complete ISR and return
NA
IRQ cleared after receiving IRA
POST and PEND bits cleared after IRQ is sleared
0x0000
NA
TIME
1
2
3
4
5
6
7
8
9
10
11
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com