Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

STM32H562II Datasheet(PDF) 201 Page - STMicroelectronics

Part # STM32H562II
Description  Arm® Cortex®-M33 32-bit MCU TrustZone® FPU, 375 DMIPS, 250 MHz, 2-Mbyte flash, 640-Kbyte RAM, math accelerators
PDF  270 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H562II Datasheet(HTML) 201 Page - STMicroelectronics

Back Button STM32H562II Datasheet HTML 197Page - STMicroelectronics STM32H562II Datasheet HTML 198Page - STMicroelectronics STM32H562II Datasheet HTML 199Page - STMicroelectronics STM32H562II Datasheet HTML 200Page - STMicroelectronics STM32H562II Datasheet HTML 201Page - STMicroelectronics STM32H562II Datasheet HTML 202Page - STMicroelectronics STM32H562II Datasheet HTML 203Page - STMicroelectronics STM32H562II Datasheet HTML 204Page - STMicroelectronics STM32H562II Datasheet HTML 205Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 270 page
background image
DS14258 Rev 5
201/270
STM32H562xx and STM32H563xx
Electrical characteristics
238
Table 93. PSSI transmit characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
-
Frequency ratio PSSI_PDCK/fHCLK
--
0.4
-
PSSI_PDCK
PSSI clock input
2.7 V ≤ VDD ≤ 3.6 V
-
90(2)
MHz
1.71 V ≤ VDD ≤ 3.6 V
-
86
Dpixel
PSSI clock input duty cycle
30
70
%
tov(DATA)
Data output valid time
2.7 V ≤ VDD ≤ 3.6 V
-
11
ns
1.71 V ≤ VDD ≤ 3.6 V
-
11.5
toh(DATA)
Data output hold time
1.71 V ≤ VDD ≤ 3.6 V
5.5
-
tov((DE)
DE output valid time
-
11.5
toh(DE)
DE output hold time
5.5
-
tsu(RDY)
RDY input setup time
0.5
-
th(RDY)
RDY input hold time
0.5
-
1. Evaluated by characterization - Not tested in production.
2. This maximal frequency does not consider receiver setup and hold timings.
Table 94. PSSI receive characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
-
Frequency ratio PSSI_PDCK/fHCLK
-0.4
-
PSSI_PDCK
PSSI clock input
1.71 V ≤ VDD ≤ 3.6 V
-
100
MHz
Dpixel
PSSI clock input duty cycle
-
30
70
%
tsu(DATA)
Data input setup time
1.71 V ≤ VDD ≤ 3.6 V
2-
ns
th(DATA)
Data input hold time
2.5
-
tsu((DE)
DE input setup time
1.5
-
th(DE)
DE input hold time
2
-
tov(RDY)
RDY output valid time
-
16.5
toh(RDY)
RDY output hold time
5.5
-
1. Evaluated by characterization - Not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com