| Electronic Components Datasheet Search |
|
STM32H562II Datasheet(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H562II Datasheet(HTML) 39 Page - STMicroelectronics |
|
39 / 270 page ![]() DS14258 Rev 5 39/270 STM32H562xx and STM32H563xx Functional overview 62 • 256 x 16-bit local memory • Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers • Input and output buffers can be circular • Filter functions: FIR, IIR (direct form 1) • Vector functions: dot product, convolution, correlation • AHB slave interface • DMA read and write data channels 3.21 Flexible memory controller (FMC) The FMC includes three memory controllers: • NOR/PSRAM memory controller • NAND memory controller • SDRAM memory controller The main features of the FMC controller are the following: • Interface with static-memory mapped devices including: – Static random access memory (SRAM) – NOR flash memory/OneNAND flash memory – PSRAM (four memory banks) – NAND flash memory with ECC hardware to check up to 8 Kbytes of data – Ferroelectric RAM (FRAM, FeRAM) • Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) • 8-,16- bit data bus width • Independent chip select control for each memory bank • Independent configuration for each memory bank • Write FIFO 3.21.1 LCD parallel interface The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel® 8080 and Motorola® 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration. 3.21.2 FMC TrustZone security When the TrustZone security is enabled, the whole FMC banks are secure after reset. Nonsecure area can be configured using the TZSC MPCWMx controller. • The FMC NOR/PSRAM bank: – Up to two nonsecure area can be configured thought the TZSC MPCWM2 controller with a 64-Kbyte granularity • The FMC NAND bank: |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |