Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

STM32H562II Datasheet(PDF) 148 Page - STMicroelectronics

Part # STM32H562II
Description  Arm® Cortex®-M33 32-bit MCU TrustZone® FPU, 375 DMIPS, 250 MHz, 2-Mbyte flash, 640-Kbyte RAM, math accelerators
PDF  270 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H562II Datasheet(HTML) 148 Page - STMicroelectronics

Back Button STM32H562II Datasheet HTML 144Page - STMicroelectronics STM32H562II Datasheet HTML 145Page - STMicroelectronics STM32H562II Datasheet HTML 146Page - STMicroelectronics STM32H562II Datasheet HTML 147Page - STMicroelectronics STM32H562II Datasheet HTML 148Page - STMicroelectronics STM32H562II Datasheet HTML 149Page - STMicroelectronics STM32H562II Datasheet HTML 150Page - STMicroelectronics STM32H562II Datasheet HTML 151Page - STMicroelectronics STM32H562II Datasheet HTML 152Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 270 page
background image
Electrical characteristics
STM32H562xx and STM32H563xx
148/270
DS14258 Rev 5
Figure 27. High-speed external clock source AC timing diagram
Low-speed external user clock generated from an external source
In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.
The external clock signal must respect the Table 41 in addition to Table 58. The external
clock can be low-swing (analog) or digital. In case of a low-swing analog input clock, the
clock squarer must be activated (refer to RM0481).
Visw(HSEH)
(VHSEH -VHSEL)(3)
Analog low-swing
OSC_IN peak-to-peak
amplitude
External analog low
swing clock
0.2
-
2/3 VDD
V
DuCyHSE
Analog low-swing
OSC_IN duty cycle
45
50
55
%
tr(HSE) / tf(HSE)
Analog low-swing
OSC_IN rise and fall
times
External analog low
swing clock, 10% to 90%
0.05 / fHSE_ext
-
0.3 / fHSE_ext ns
1. Specified by design - Not tested in production..
2. The rise and fall times for a digital input signal are not specified, but the VHSEH and VHSEL conditions must be fulfilled
anyway.
3. The DC component of the signal must ensure that the signal peaks are located between VDD and VSS.
Table 40. High-speed external user clock characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
ai17528b
OSC_IN
External
STM32
clock source
VHSEH
tf(HSE)
tW(HSE)
IL
90 %
10 %
THSE
t
tr(HSE)
tW(HSE)
fHSE_ext
VHSEL
Table 41. Low-speed external user clock characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fLSE_ext
User external clock source
frequency
External digital/analog clock
-
32.768
1000
kHz
VLSEH
Digital OSC32_IN input
high-level voltage
External digital clock
0.7 VDD
-VDD
V
VLSEL
Digital OSC32_IN input
low-level voltage
VSS
-0.3 VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com