T89C51RD2-RDTIL datasheet(56/104 Pages) ATMEL

56 / 104 page

T89C51RD2

4243G–8051–05/03

Table 34. Program Lock bits

Note:

U: unprogrammed or "one" level.

Note:

P: programmed or "zero" level.

Note:

X:do not care

Note:

WARNING: Security level 2 and 3 should only be programmed after Flash and code

verification.

These security bits protect the code access through the parallel programming interface.

They are set by default to level 4. The code access through the ISP is still possible and

is controlled by the "software security bits" which are stored in the extra Flash memory

accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done.

This will set the HSB in its inactive state and will erase the Flash memory, including the

boot loader and the "Extra Flash Memory" (XAF). If needed, the 1K boot loader and the

XAF content must be programmed in the Flash; the code is provided by ATMEL Wire-

less and Microcontrollers (see section 8.7. ); the part reference can always be read

using Flash parallel programming modes.

Default Values

The default value of the HSB provides parts ready to be programmed with ISP:

•

SB: Cleared to secure the content of the HSB.

•

BLJB: Cleared to force ISP operation.

•

BLLB: Clear to protect the default boot loader.

•

LB2-0: Security level four to protect the code from a parallel access with maximum

security.

Software Registers

Several registers are used, in factory and by parallel programmers, to make copies of

hardware registers contents. These values are used by ATMEL Wireless and Microcon-

trollers ISP (see section 8.7. ).

These registers are in the "Extra Flash Memory" part of the Flash memory. This block is

also called "XAF" or eXtra Array Flash. They are accessed in the following ways:

•

Commands issued by the parallel memory programmer.

•

Commands issued by the ISP software.

Calls of API issued by the application software.

They are several software registers described in Table 35

Program Lock Bits

Protection Description

Security

level

LB0

LB1

LB2

No program lock features enabled. MOVC instruction executed from

external program memory returns non encrypted data.

MOVC instruction executed from external program memory are disabled

from fetching code bytes from internal memory, EA is sampled and

latched on reset, and further parallel programming of the Flash is

disabled.ISP and software programming with API are still allowed.

Same as 2, also verify through parallel programming interface is

disabled.

Same as 3, also external execution is disabled.

T89C51RD2-RDTIL Datasheet(PDF) 56 Page - ATMEL Corporation

T89C51RD2-RDTIL Datasheet(HTML) 56 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL