| Electronic Components Datasheet Search |
|
T89C51RD2-RDTIL Datasheet(PDF) 42 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T89C51RD2-RDTIL Datasheet(HTML) 42 Page - ATMEL Corporation |
|
42 / 104 page ![]() 42 T89C51RD2 4243G–8051–05/03 Power Management Two power reduction modes are implemented in the T89C51RD2: the Idle mode and the Power-down mode. These modes are detailed in the following sections. In addition to these power reduction modes, the clocks of the core and peripherals can be dynamically divided by 2 using the X2 mode detailed in Section “X2 Feature”. Reset In order to start-up (cold reset) or to restart (warm reset) properly the microcontroller, an high level has to be applied on the RST pin. A bad level leads to a wrong initialization of the internal registers like SFRs, Program Counter… and to unpredictable behavior of the microcontroller. A proper device reset initializes the T89C51RD2 and vectors the CPU to address 0000h. RST input has a pull-down resistor allowing power-on reset by simply connecting an external capacitor to V DD as shown in Figure 17. A warm reset can be applied either directly on the RST pin or indirectly by an internal reset source such as the watchdog timer. Resistor value and input characteristics are discussed in the Sec- tion “DC Characteristics” of the T89C51RD2 datasheet. Figure 17. Reset Circuitry and Power-On Reset Cold Reset 2 conditions are required before enabling a CPU start-up: • V DD must reach the specified VDD range • The level on X1 input pin must be outside the specification (V IH, VIL) If one of these 2 conditions are not met, the microcontroller does not start correctly and can execute an instruction fetch from anywhere in the program space. An active level applied on the RST pin must be maintained till both of the above conditions are met. A reset is active when the level V IH1 is reached and when the pulse width covers the period of time where V DD and the oscillator are not stabilized. 2 parameters have to be taken into account to determine the reset pulse width: • V DD rise time, • Oscillator startup time. To determine the capacitor value to implement, the highest value of these 2 parameters has to be chosen. Table 26 gives some capacitor values examples for a minimum R RST of 50 K Ω and different oscillator startup and V DD rise times. RST VSS To CPU Core and Peripherals RST VDD + Power-on Reset RST input circuitry P VDD From Internal Reset Source |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |