| Electronic Components Datasheet Search |
|
MB9AF131KB Datasheet(PDF) 70 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
MB9AF131KB Datasheet(HTML) 70 Page - SPANSION |
|
70 / 89 page ![]() D a t a S h e e t June 9, 2015, MB9A130LB_DS706-00066-2v0-E 67 CONFIDENTIAL 5. 12-bit A/D Converter Electrical characteristics for the A/D converter (VCC = AVCC = 1.8V to 5.5V, VSS = AVSS = 0V, TA = - 40°C to + 85°C) Parameter Symbol Pin name Value Unit Remarks Min Typ Max Resolution - - - - 12 bit Integral Nonlinearity INL - - - ± 3.0 LSB AVCC ≥ 2.7 V - - ± 5.0 LSB AVCC < 2.7 V Differential Nonlinearity DNL - - - ± 1.9 LSB AVCC ≥ 2.7 V - - ± 2.9 LSB AVCC < 2.7 V Zero transition voltage VZT ANxx - - ± 20 mV Full-scale transition voltage VFST ANxx - - AVRH ± 20 mV Conversion time* 1 - - 1.0 - - μs AVCC ≥ 2.7 V 4.0 AVCC < 2.7 V Sampling time* 2 tS - 0.3 - 10 μs AVCC ≥ 2.7 V 1.2 AVCC < 2.7 V Compare clock cycle* 3 tCCK - 50 - 1000 ns AVCC ≥ 2.7 V 200 AVCC < 2.7 V Period of operation enable state transitions tSTT - - - 1 μs Analog input capacity CAIN - - - 15 pF Analog input resistor RAIN - - - 0.9 kΩ AVCC ≥ 4.5 V 1.6 2.7 V ≤ AVCC < 4.5 V 4.0 AVCC < 2.7 V Interchannel disparity - - - - 4 LSB Analog port input leak current - ANxx - - 0.3 μA Analog input voltage - ANxx AVSS - AVRH V Reference voltage - AVRH 2.7 - AVCC V AVCC ≥ 2.7 V AVCC AVCC < 2.7 V *1: The conversion time is the value of sampling time (tS) + compare time (tC). The condition of the minimum conversion time is the following. AVCC ≥ 2.7 V, HCLK=20 MHz sampling time: 0.3 μs, compare time: 0.7 μs AVCC < 2.7 V, HCLK=20 MHz sampling time: 1.2 μs, compare time: 2.8 μs Ensure that it satisfies the value of the sampling time (tS) and compare clock cycle (tCCK). For setting* 4 of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part. The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing. For the number of the APB bus to which the A/D Converter is connected, see Block Diagram. The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle. *2: A necessary sampling time changes by external impedance. Ensure to set the sampling time to satisfy (Equation 1). *3: The compare time (tC) is the value of (Equation 2). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |