STM32MP251C datasheet(40/241 Pages) STMICROELECTRONICS

40 / 241 page

The I3C peripheral implements all required features of the MIPI I3C specification v1.1. It can control all I3C

bus

‑specific sequencing, protocol, arbitration and timing, and can be acting as controller (formerly known as

master), or as target (formerly known as slave).

The I3C peripheral, acting as controller, improves the I2C interface features still preserving some backward

compatibility: it allows an I2C target to operate on an I3C bus in legacy I2C fast

‑mode (Fm) or legacy I2C

fast

‑mode plus (Fm+), provided that this latter does not perform clock stretching.

The I3C peripheral can be used with DMA in order to off

‑load the CPU.

•

MIPI I3C specification v1.1 (see I3C section in the reference manual), as:

–

I3C primary controller

–

I3C secondary controller

–

I3C target

•

Registers configuration from the host application via the APB slave port

•

Queued transfers:

–

Transmit FIFO (TX

‑FIFO) for data bytes/words to be transmitted on I3C bus

–

Receive FIFO (RX

‑FIFO) for received data bytes/words on I3C bus

–

Control FIFO (C

‑FIFO) for control words to be sent on I3C bus, when controller

–

Status FIFO (S

‑FIFO) for status words as received on I3C bus, when controller

–

For each FIFO, optional DMA mode with a dedicated DMA channel

•

Messages:

–

Legacy I2C read/write messages to legacy I2C targets in Fm/Fm+

–

I3C SDR read/write private messages

–

I3C SDR (write) broadcast CCC messages

–

I3C SDR read/write direct CCC messages

•

Frame

‑level management, when controller:

–

Software

‑triggered or hardware‑triggered transfer

–

Optional C

‑FIFO and TX‑FIFO preload

–

Multiple messages encapsulation

–

Optional arbitrable header

•

Programmable bus timing, when controller

–

SCL high and low period

–

SDA hold time

–

Bus free (minimum) time (between a stop and a start)

–

Bus available/idle condition time, maximum clock stall time

–

Minimum clock stall time during 9th bit

•

Target

‑initiated requests management:

–

‑band interrupts, with programmable IBI payload (up to 4 bytes)

–

Bus control request, with recovery flow support and hand

‑off delay

–

Hot

‑join mechanism

–

Pending read notification

•

Bus error management

–

M0, M1, M2, and M3, when controller

–

S0, S1, S2, S3, S4, S5, and S6 when target

–

bus control switch error and recovery

–

target reset

•

Separately programmed event/flag generation and management

–

Separated identification and clear control

–

Host application notification via event/flag polling, and/or via interrupt with a perevent programmable

enable

–

Error type identification

•

Autonomous mode and transfers during Sleep and Stop modes via DMA

STM32MP251C/F STM32MP253C/F STM32MP255C/F STM32MP257C/F

Functional overview

DS14284 - Rev 3

page 40/241

STM32MP251C Datasheet(PDF) 40 Page - STMicroelectronics

STM32MP251C Datasheet(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL