Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS25LP256D-RGLA3 Datasheet(PDF) 35 Page - Integrated Silicon Solution, Inc

Part # IS25LP256D-RGLA3
Description  SERIAL FLASH MEMORY WITH 166/133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS25LP256D-RGLA3 Datasheet(HTML) 35 Page - Integrated Silicon Solution, Inc

Back Button IS25LP256D-RGLA3 Datasheet HTML 31Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 32Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 33Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 34Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 35Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 36Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 37Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 38Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 39Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 174 page
background image
IS25LP256D
IS25WP256D
Integrated Silicon Solution, Inc.- www.issi.com
35
Rev A6
04/15/2019
Persistent Protection Bits (PPBs)
The Persistent Protection Bits (PPBs) are unique for each sector/block and non-volatile (refer to Figure 7.1, Table
7.2, and Table 7.3). It is programmed individually but must be erased as a group, similar to the way individual words
may be programmed in the main array but an entire sector/block must be erased at the same time. The PPBs have
the same endurances as the Flash memory. Preprogramming and verification prior to erasure are handled by the
device, and therefore do not require system monitoring. Programming a PPB bit requires the typical page
programming time. Erasing all the PPBs requires typical sector erase time. During PPB bit programming and PPB
bit erasing, status is available by reading the Status Register or Extended Read Register. Reading of a PPB bit
requires the initial access time of the device.
Notes:
1. Each PPB is individually programmed
to “0” and all are erased to “1” in parallel.
2. The PPB Lock bit must be cleared first before changing the status of a PPB.
3. While programming PPB, array data cannot be read from any sectors/blocks.
4. When reading the PPB of the desired sector/block the address should be location zero within the sector/block. The high
order address bits not used must be zero.
5. There are no means for individually erasing a specific PPB and no specific sector/block address is required for this operation.
6. The state of the PPB for a given sector/block can be verified by using a PPB Read command.
7. When the parts are first shipped, the PPBs are cleared (erased to “1”).
Dynamic Protection Bits (DYBs)
Dynamic Protection Bits (DYBs) are volatile and unique for each sector/block and can be individually modified.
DYBs only control the protection for unprotected sectors/blocks that have their PPBs cleared (erased to
“1”). By
issuing the Write DYB command, the DYBs are cleared
to “0” or set to “1”, thus placing each sector/block in the
protected or unprotected state respectively. This feature allows software to easily protect sectors/blocks against
inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYBs
can be set or cleared as often as needed as they are volatile bits.
Persistent Protection Bit (PPB) Lock Bit
The PPB Lock bit is a volatile bit for protecting all PPB bits. When
cleared to “0”, it locks all PPBs and when set to
“1”, it allows the PPBs to be changed. . If the PPB Lock bit is “0”, the PPB Program or Erase command does not
execute and fails without programming or erasing the PPB.
In Persistent Protection mode, the PPB Lock bit
is set to “1” during power up or Hardware Reset. When cleared to
“0”, no software command sequence can set the PPB Lock bit to “1”, only another Hardware Reset or power-up
can set the PPB Lock bit.
In the Password Protection mode, the PPB Lock bit is cleared to “0” during power up or a Hardware Reset during
power up or a Hardware Reset during power up or a Hardware Reset. The PPB
Lock bit can only be set to “1” by
the Password Unlock command.
The PPB Lock bit must be cleared
to “0” only after all PPBs are configured to the desired settings.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com