Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS25LP256D-RGLA3 Datasheet(PDF) 19 Page - Integrated Silicon Solution, Inc

Part # IS25LP256D-RGLA3
Description  SERIAL FLASH MEMORY WITH 166/133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS25LP256D-RGLA3 Datasheet(HTML) 19 Page - Integrated Silicon Solution, Inc

Back Button IS25LP256D-RGLA3 Datasheet HTML 15Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 16Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 17Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 18Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 19Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 20Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 21Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 22Page - Integrated Silicon Solution, Inc IS25LP256D-RGLA3 Datasheet HTML 23Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 174 page
background image
IS25LP256D
IS25WP256D
Integrated Silicon Solution, Inc.- www.issi.com
19
Rev A6
04/15/2019
6.2 FUNCTION REGISTER
Function Register Format and Bit definition are described in Table 6.5 and Table 6.6.
Table 6.5 Function Register Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
IRL3
IRL2
IRL1
IRL0
ESUS
PSUS
TBS
Dedicated
RESET# Disable
Default
0
0
0
0
0
0
0
0 or 1
Table 6.6 Function Register Bit Definition
Bit
Name
Definition
Read
/Write
Type
Bit 0
Dedicated
RESET# Disable
Dedicated RESET# Disable bit
“0” indicates Dedicated RESET# was enabled
“1” indicates Dedicated RESET# was disabled
R/W for 0
R for 1
OTP
Bit 1
TBS
Top/Bottom Selection. (See Table 6.4 for details)
“0” indicates Top area.
“1” indicates Bottom area.
R/W
OTP
Bit 2
PSUS
Program suspend bit:
“0” indicates program is not suspend
“1” indicates program is suspend
R
Volatile
Bit 3
ESUS
Erase suspend bit:
"0" indicates Erase is not suspend
"1" indicates Erase is suspend
R
Volatile
Bit 4
IR Lock 0
Lock the Information Row 0:
“0” indicates the Information Row can be programmed
“1” indicates the Information Row cannot be programmed
R/W
OTP
Bit 5
IR Lock 1
Lock the Information Row 1:
“0” indicates the Information Row can be programmed
“1” indicates the Information Row cannot be programmed
R/W
OTP
Bit 6
IR Lock 2
Lock the Information Row 2:
“0” indicates the Information Row can be programmed
“1” indicates the Information Row cannot be programmed
R/W
OTP
Bit 7
IR Lock 3
Lock the Information Row 3:
“0” indicates the Information Row can be programmed
“1” indicates the Information Row cannot be programmed
R/W
OTP
Note:
Once OTP bits of Function Register are written to “1”, it cannot be modified to “0” any more.
Dedicated RESET# Disable bit: The default status of the bit is dependent on part number. The device with
dedicated RESET# can be programmed to “1” to disable dedicated RESET# function to move RESET# function to
Hold#/RESET# pin (or ball). So the device with dedicated RESET# can be used for dedicated RESET# application
and HOLD#/RESET# application.
TBS bit: BP0~3 area assignment can be changed from Top (default) to Bottom
by setting TBS bit to “1”.
However, once Bottom is selected, it cannot be changed back to Top since TBS bit is OTP. See Table 6.4 for
details.
PSUS bit: The Program Suspend Status bit indicates when a Program operation has been suspended. The PSUS
changes to
“1” after a suspend command is issued during the program operation. Once the suspended Program
resumes, the PSUS bit is reset to “0”.
ESUS bit: The Erase Suspend Status bit indicates when an Erase operation has been suspended. The ESUS bit
is “1” after a suspend command is issued during an Erase operation. Once the suspended Erase resumes, the
ESUS bit is reset to “0”.
IR Lock bit 0 ~ 3:
The default is “0” so that the Information Row can be programmed. If the bit is set to “1”, it cannot
be changed
back to “0” again since IR Lock bits are OTP.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com