 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IS25LP256D-RGLA3 Datasheet(PDF) 22 Page - Integrated Silicon Solution, Inc |
|
|
|||||||||||||||||||||||||||||
IS25LP256D-RGLA3 Datasheet(HTML) 22 Page - Integrated Silicon Solution, Inc |
|
|
22 / 174 page  IS25LP256D IS25WP256D Integrated Silicon Solution, Inc.- www.issi.com 22 Rev A6 04/15/2019 For IS25WP256D (1.8V) (8) P[6:3] Dummy Cycles(2, 3) Fast Read(5) 0Bh/0Ch Fast Read Dual Output 3Bh/3Ch Fast Read Dual IO BBh/BCh Fast Read Quad Output 6Bh/6Ch Fast Read Quad IO EBh/ECh FRDTR 0Dh/0Eh FRDDTR BDh/BEh FRQDTR EDh/EEh SPI QPI SPI SPI SPI SPI SPI/QPI SPI4 SPI 0 Default1 133MHz 81MHz 133MHz 104MHz 133MHz 81MHz 80/69MHz 60MHz 69MHz 1 1 98MHz 23MHz 75MHz 52MHz 63MHz 23MHz 50/11MHz 29MHz 11MHz 2 2 110MHz 34MHz 84MHz 80MHz 75MHz 34MHz 63/23MHz 40MHz 23MHz 3 3 122MHz 46MHz 98MHz 98MHz 87MHz 46MHz 75/34MHz 52MHz 34MHz 4 4 133MHz 58MHz 133MHz 104MHz 98MHz 58MHz 80/46MHz 60MHz 46MHz 5 5 133MHz 69MHz 133MHz 122MHz 110MHz 69MHz 80/58MHz 75MHz 58MHz 6 6 133MHz 81MHz 133MHz 133MHz 122MHz 81MHz 80/69MHz 80MHz 69MHz 7 7 133MHz 93MHz 133MHz 133MHz 133MHz 93MHz 80/80MHz 80MHz 80MHz 8 8 133MHz 104MHz 133MHz 133MHz 133MHz 104MHz 80/80MHz 80MHz 80MHz 9 9 133MHz 122MHz 133MHz 133MHz 133MHz 122MHz 80/80MHz 80MHz 80MHz 10 10 133MHz 127MHz 133MHz 133MHz 133MHz 127MHz 80/80MHz 80MHz 80MHz 11 11 133MHz 133MHz 133MHz 133MHz 133MHz 133MHz 80/80MHz 80MHz 80MHz 12 12 133MHz 133MHz 133MHz 133MHz 133MHz 133MHz 80/80MHz 80MHz 80MHz 13 13 133MHz 133MHz 133MHz 133MHz 133MHz 133MHz 80/80MHz 80MHz 80MHz 14 14 133MHz 133MHz 133MHz 133MHz 133MHz 133MHz 80/80MHz 80MHz 80MHz 15 15 133MHz 133MHz 133MHz 133MHz 133MHz 133MHz 80/80MHz 80MHz 80MHz Notes: 1. Default dummy cycles are as follows. Operation Command Dummy Cycles Comment SPI mode QPI mode SPI mode QPI mode Fast Read 0Bh/0Ch 0Bh/0Ch 8 6 Fast Read Dual Output 3Bh/3Ch - 8 - Fast Read Quad Output 6Bh/6Ch - 8 - Fast Read Dual IO BBh/BCh - 4 - Fast Read Quad IO EBh/ECh EBh/ECh(9) 6 6 Fast Read DTR 0Dh/0Eh 0Dh/0Eh 8 6 Fast Read Dual IO DTR BDh/BEh - 4 - Fast Read Quad IO DTR EDh/EEh EDh/EEh(9) 6 6 2. Enough number of dummy cycles must be applied to execute properly the AX read operation. 3. Must satisfy bus I/O contention. For instance, if the number of dummy cycles and AX bits cycles are same, then X must be Hi-Z. 4. QPI mode is not available for FRDDTR command. 5. RDUID, RDSFDP, IRRD instructions are also applied. 6. Max frequency is 166MHz at Vcc=2.7V~3.6V, Mode 0 7. Max frequency is 133MHz at Vcc=2.7V~3.6V, Mode 3 and 133MHz at Vcc=2.3V~3.6V at Mode 0 8. Max frequency is 104MHz with 3-byte address (24-bit address) fast read operation. 9. EBh/ECh command and EDh/EEh command are not supported in QPI mode for 1.8V device. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
