Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PIIX Datasheet(PDF) 65 Page - Intel Corporation

Part # PIIX
Description  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PIIX Datasheet(HTML) 65 Page - Intel Corporation

Back Button PIIX Datasheet HTML 61Page - Intel Corporation PIIX Datasheet HTML 62Page - Intel Corporation PIIX Datasheet HTML 63Page - Intel Corporation PIIX Datasheet HTML 64Page - Intel Corporation PIIX Datasheet HTML 65Page - Intel Corporation PIIX Datasheet HTML 66Page - Intel Corporation PIIX Datasheet HTML 67Page - Intel Corporation PIIX Datasheet HTML 68Page - Intel Corporation PIIX Datasheet HTML 69Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
65
2.5.1.8.
DMA Base And Current Byte/Word Count Registers (Compatible Segment)
I/O Address:
DMA Channel 0—001h
DMA Channel 4—0C2h
DMA Channel 1—003h
DMA Channel 5—0C6h
DMA Channel 2—005h
DMA Channel 6—0CAh
DMA Channel 3—007h
DMA Channel 7—0CEh
Default Value:
XXXXh (CPURST or Master Clear)
Attribute:
Read/Write
This register determines the number of transfers to be performed. The actual number of transfers is one
more than the number programmed in the Current Byte/Word Count Register When the value in the
register is decremented from zero to FFFFh, a TC is generated. Autoinitialize can only occur when a
TC occurs. If it is not autoinitialized, this register has a count of FFFFh after TC.
For transfers to/from an 8-bit I/O, the Byte/Word count indicates the number of bytes to be transferred.
This applies to DMA channels 0-3. For transfers to/from a 16-bit I/O, with shifted address, the
Byte/Word count indicates the number of 16-bit words to be transferred. This applies to DMA channels
5-7.
Bit
Description
15:0
Base and Current Byte/ Word Count. These bits represent the 16 byte/word count bits used
when counting down a DMA transfer.
2.5.1.9.
DMA Memory Low Page Registers
I/O Address:
DMA Channel 0—087h
DMA Channel 5—08Bh
DMA Channel 1—083h
DMA Channel 6—089h
DMA Channel 2—081h
DMA Channel 7—08Ah
DMA Channel 3—082h
Default Value:
XXh (CPURST or Master Clear)
Attribute:
Read/Write
This register works in conjunction with the Current Address Register. After an autoinitialization, this
register retains the original programmed value. Autoinitialize takes place after a TC.
Bit
Description
7:0
DMA Low Page [23:16]. These bits represent address bits [23:16] of the 24-bit DMA address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com