Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PIIX Datasheet(PDF) 61 Page - Intel Corporation

Part # PIIX
Description  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PIIX Datasheet(HTML) 61 Page - Intel Corporation

Back Button PIIX Datasheet HTML 57Page - Intel Corporation PIIX Datasheet HTML 58Page - Intel Corporation PIIX Datasheet HTML 59Page - Intel Corporation PIIX Datasheet HTML 60Page - Intel Corporation PIIX Datasheet HTML 61Page - Intel Corporation PIIX Datasheet HTML 62Page - Intel Corporation PIIX Datasheet HTML 63Page - Intel Corporation PIIX Datasheet HTML 64Page - Intel Corporation PIIX Datasheet HTML 65Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
61
2.5.
ISA-Compatible Registers
The ISA-Compatible registers contain the DMA, timer/counter, and interrupt registers. This group also
contains the X-Bus, coprocessor, NMI, and reset registers.
2.5.1.
DMA REGISTERS
The PIIX/PIIX3 contains DMA circuitry that incorporates the functionality of two 82C37 DMA controllers
(DMA1 and DMA2). The DMA registers control the operation of the DMA controllers and are all
accessible from the Host CPU via the PCI Bus interface. In addition, some of the registers are
accessed from the ISA Bus via ISA I/O space. Unless otherwise stated, a CPURST sets each register
to its default value.
2.5.1.1.
DCOM—DMA Command Register
I/O Address:
Channels 0-3—08h; Channels 4-7—0D0h
Default Value:
00h (CPURST or Master Clear)
Attribute:
Write Only
This 8-bit register controls the configuration of the DMA. Note that disabling channels 4-7 also disables
channels 0-3, since channels 0-3 are cascaded onto channel 4.
Bit
Description
7
DACK# ACTIVE Level (DACK#[3:0, (7:5)]). 1=Active high; 0=Active low.
6
DREQ Sense Assert Level (DREQ[3:0, (7:5)]). 1=Active Low; 0=Active high.
5
Reserved. Must be 0.
4
DMA Group Arbitration Priority. 1=Rotating priority; 0=Fixed priority
3
Reserved. Must be 0
2
DMA Channel Group Enable. 1=Disable; 0 = Enable.
1:0
Reserved. Must be 0.
2.5.1.2.
DCM—DMA Channel Mode Register
I/O Address:
Channels 0-3=0Bh; Channels 4-7=0D6h
Default Value:
Bits[7:2]=0; Bits[1:0]=undefined (CPURST or Master Clear)
Attribute:
Write Only
Each channel has a 6-bit DMA Channel Mode Register. The Channel Mode Registers provide control
over DMA transfer type, transfer mode, address increment/decrement, and autoinitialization.
Bit
Description
7:6
DMA Transfer Mode. Each DMA channel can be programmed in one of four different modes:
Bits[7:6]
Transfer Mode
00
Demand mode
01
Single mode
10
Block mode
11
Cascade mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com