Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PIIX Datasheet(PDF) 31 Page - Intel Corporation

Part # PIIX
Description  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PIIX Datasheet(HTML) 31 Page - Intel Corporation

Back Button PIIX Datasheet HTML 27Page - Intel Corporation PIIX Datasheet HTML 28Page - Intel Corporation PIIX Datasheet HTML 29Page - Intel Corporation PIIX Datasheet HTML 30Page - Intel Corporation PIIX Datasheet HTML 31Page - Intel Corporation PIIX Datasheet HTML 32Page - Intel Corporation PIIX Datasheet HTML 33Page - Intel Corporation PIIX Datasheet HTML 34Page - Intel Corporation PIIX Datasheet HTML 35Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
31
2.2.
PCI Configuration Registers—PCI To ISA Bridge (Function 0)
2.2.1.
VID—VENDOR IDENTIFICATION REGISTER (Function 0)
Address Offset:
00–01h
Default Value:
8086h
Attribute:
Read Only
The VID Register contains the vendor identification number. This register, along with the Device Identification
Register, uniquely identifies any PCI device. Writes to this register have no effect.
Bit
Description
15:0
Vendor Identification Number. This is a 16-bit value assigned to Intel.
2.2.2.
DID—DEVICE IDENTIFICATION REGISTER (Function 0)
Address Offset:
02–03h
Default Value:
122Eh
(PIIX)
7000h
(PIIX3)
Attribute:
Read Only
The DID Register contains the device identification number. This register, along with the VID Register, define
the PIIX. Writes to this register have no effect.
Bit
Description
15:0
Device Identification Number. This is a 16-bit value assigned to the PIIX.
2.2.3.
PCICMD—COMMAND REGISTER (Function 0)
Address Offset:
04–05h
Default Value:
0007h
Attribute:
Read/Write
This 16-bit register provides basic control over the PIIX's ability to respond to PCI cycles.
Bit
Description
15:10
Reserved. Read as 0.
9
Fast Back-to-Back Enable. (Not Implemented) This bit is hardwired to 0.
8
PIIX: Reserved. Read as 0.
PIIX3: SERR# Enable (SERRE). 1=Enable. 0=Disable. When enabled (and bit 3=1 in the
DLC register), a delayed transaction timeout causes the PIIX3 to assert the SERR# signal.
The PCISTS register reports the status of the SERR# signal.
7:5
Reserved. Read as 0.
4
Postable Memory Write Enable. (Not Implemented) This bit is hardwired to 0.
3
Special Cycle Enable (SCE). 1=Enable, the PIIX/PIIX3 recognizes shutdown special cycle.
0=Disable, the PIIX/PIIX3 ignores all PCI Special Cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com