R8CSLASH29 datasheet(279/471 Pages) RENESAS

279 / 471 page

R8C/28 Group, R8C/29 Group

16. Clock Synchronous Serial Interface

Rev.2.10

Sep 26, 2008

Page 262 of 441

REJ09B0279-0210

16.2.2

SS Shift Register (SSTRSR)

The SSTRSR register is a shift register for transmitting and receiving serial data.

When transmit data is transferred from the SSTDR register to the SSTRSR register and the MLS bit in the

SSMR register is set to 0 (MSB-first), the bit 0 in the SSTDR register is transferred to bit 0 in the SSTRSR

SSTRSR register.

16.2.2.1

Association between Data I/O Pins and SS Shift Register

The connection between the data I/O pins and SSTRSR register (SS shift register) changes according to a

combination of the MSS bit in the SSCRH register and the SSUMS bit in the SSMR2 register. The connection

also changes according to the BIDE bit in the SSMR2 register.

Figure 16.11 shows the Association between Data I/O Pins and SSTRSR Register.

Figure 16.11

Association between Data I/O Pins and SSTRSR Register

SSTRSR register

SSO

SSI

• SSUMS = 0

(clock synchronous communication mode)

SSTRSR register

SSO

SSI

• SSUMS = 1 (4-wire bus communication mode),

BIDE = 0 (standard mode), and MSS = 0 (operates

as slave device)

SSTRSR register

SSO

SSI

• SSUMS = 1 (4-wire bus communication mode),

BIDE = 0 (standard mode), and MSS = 1 (operates as

master device)

SSTRSR register

SSO

SSI

• SSUMS = 1 (4-wire bus communication mode) and

BIDE = 1 (bidirectional mode)

R8C/29 Datasheet(PDF) 279 Page - Renesas Technology Corp

R8C/29 Datasheet(HTML) 279 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL