 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HD6417618A Datasheet(PDF) 79 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6417618A Datasheet(HTML) 79 Page - Renesas Technology Corp |
|
|
79 / 646 page  Section 2 CPU Rev. 6.00 Jun. 12, 2007 Page 47 of 610 REJ09B0131-0600 2.6 Processing States 2.6.1 State Transition The CPU has the four processing states: reset, exception handling, program execution, and power- down. Figure 2.4 shows the CPU state transition. Note that some products do not support the manual reset function and the MRES pin. Software standby mode RES = 0 in any state RES = 1 and MRES = 0 in any state Power-on reset state Manual reset state Reset state Request for internal power-on reset or internal manual reset by the WDT Exception handling state Request for exception handling End of exception handling Program execution state SLEEP instruction by clearing SSBY bit SLEEP instruction by setting SSBY bit Sleep mode Request for NMI or IRQ interrupt Power-down mode Figure 2.4 CPU State Transition |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
