 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32L4P5CE Datasheet(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L4P5CE Datasheet(HTML) 41 Page - STMicroelectronics |
|
|
41 / 311 page  DS12903 Rev 2 41/311 STM32L4P5xx Functional overview 64 Figure 6. Multi-AHB bus matrix 3.13 Direct memory access controller (DMA) The device embeds 2 DMAs. Refer to Table 7: DMA implementation for the features implementation. Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations. The two DMA controllers have 14 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests. MSv61127V1 Cortex ®-M4 with FPU DMA1 DMA2 FSMC AHB2 peripherals AHB1 peripherals SRAM2 SRAM1 FLASH 2 MB ICode DCode OCTOSPI2 DMA2D BusMatrix-S LCD-TFT SDMMC1 SDMMC2 SRAM3 OCTOSPI1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
