 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32L4P5CE Datasheet(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L4P5CE Datasheet(HTML) 18 Page - STMicroelectronics |
|
|
18 / 311 page  Description STM32L4P5xx 18/311 DS12903 Rev 2 Figure 1. STM32L4P5xx block diagram 1. AF: alternate function on I/O pins. MSv60429V3 USB OTG Flash up to 1 MB Flexible static memory controller (FSMC): SRAM, PSRAM, NOR Flash, NAND Flash GPIO PORT A AHB/APB2 EXT IT. WKUP 114 AF PA[15:0] TIM1 / PWM 3 compl. channels (TIM1_CH[1:3]N), 4 channels (TIM1_CH[1:4]), ETR, BKIN, BKIN2 as AF USART1 RX, TX, CK,CTS, RTS as AF SPI1 MOSI, MISO, SCK, NSS as AF MOSI, MISO, SCK, NSS as AF DAC1_OUT1 ITF WWDG RTC_TS OSC32_IN OSC32_OUT VDDA, VSSA VDD, VSS, NRST smcard irDA 16b D[7:0] CMD, CK as AF VBAT = 1.55 to 3.6 V SCL, SDA, SMBA as AF JTAG & SW Arm ® Cortex ® -M4 120 MHz FPU NVIC ETM MPU TRACECLK TRACED[3:0] DMA2 CLK, NE[4:1], NL, NBL[1:0], A[25:0], D[15:0], NOE, NWE, NWAIT, NCE, INT as AF, FRAM RNG DP DM ID, VBUS, SOF @ VDDA BOR Supply supervision PVD, PVM Int reset XTAL 32 kHz MAN A G T RTC Standby interface IWDG @VBAT @ VDD @VDD AWU Reset & clock control VDD = 1.71 to 3.6 V VSS Voltage regulator 3.3 to 1.2 V VDD Power management @ VDD RTC_TAMPx Backup register TIM15 2 channels, 1 compl. channel, BKIN as AF DAC1 TIM6 TIM7 TIM2 TIM3 TIM4 TIM5 USART2 USART3 I2C1/SMBUS D-BUS SRAM 128 KB SRAM 64 KB NJTRST, JTDI, JTCK/SWCLK JTDO/SWD, JTDO I-BUS S-BUS DMA1 PB[15:0] PC[15:0] PD[15:0] PE[15:0] PF[15:0] PG[15:0] PH[15:0] GPIO PORT B GPIO PORT C GPIO PORT D GPIO PORT E GPIO PORT F GPIO PORT G GPIO PORT H TIM8 / PWM 16b 16b TIM16 16b TIM17 16b 3 compl. Channels (TIM1_CH[1:3]N), 4 channels (TIM1_CH[1:4]), ETR, BKIN, BKIN2 as AF 1 channel, 1 compl. channel, BKIN as AF 1 channel, 1 compl. channel, BKIN as AF DAC1_OUT2 16b 16b SCL, SDA, SMBA as AF SCL, SDA, SMBA as AF MOSI, MISO, SCK, NSS as AF RX, TX, CTS, RTS as AF RX, TX, CTS, RTS as AF RX, TX, CK, CTS, RTS as AF RX, TX, CK, CTS, RTS as AF smcard irDA smcard irDA 32b 16b 16b 32b 4 channels, ETR as AF 4 channels, ETR as AF 4 channels, ETR as AF 4 channels, ETR as AF AHB/APB1 OSC_IN OSC_OUT XTAL OSC 4- 16MHz 8 analog inputs common to the ADC VREF+ US AR T 2 M B p s Temperature sensor SAI1 MCLK_A, SD_A, FS_A, SCK_A, EXTCLK MCLK_B, SD_B, FS_B, SCK_B as AF SAI2 MCLK_A, SD_A, FS_A, SCK_A, EXTCLK MCLK_B, SD_B, FS_B, SCK_B as AF DFSDM SDCKIN[7:0], SDDATIN[7:0], SDCKOUT,SDTRIG as AF Touch sensing controller 8 Groups of 4 channels max as AF OUT, INN, INP LPUART1 LPTIM1 LPTIM2 RX, TX, CTS, RTS as AF IN1, IN2, OUT, ETR as AF IN1, OUT, ETR as AF RC HSI RC LSI PLL 1&2&3 MSI OctoSPI1 memory interface IO[7:0], CLK, NCLK, NCS. DQS @ VDDUSB COMP1 INP, INN, OUT COMP2 INP, INN, OUT @ VDDA RTC_OUT VDDIO, VDDUSB CRC OUT, INN, INP I2C2/SMBUS I2C3/SMBUS OpAmp1 SPI3 SPI2 UART5 UART4 AHB2 120 MHz OpAmp2 @VDDA Firewall VREF Buffer @ VDDA @ VDD PDCK, DE, RDY, D[15:0] CHROM-ART DMA2D PI[11:0] GPIO PORT I TX, RX as AF bxCAN1 SCL, SDA, SMBA as AF I2C4/SMBUS OctoSPI2 memory interface LCD - TFT SRAM 128 KB ITF ADC1 @ VDDA LCD_R[7:0], LCD_G[7:0], LCD_B[7:0], LCD_HSYNC, LCD_VSYNC, LCD_DE, LCD_CLK SDIO1/MMC D[7:0] CMD, CK as AF ADC2 SDIO2/MMC Camera Interface HSYNC, VSYNC, PIXCLK, D[13:0] PSSI HASH |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
