STM32L4P5CE datasheet(60/311 Pages) STMICROELECTRONICS

60 / 311 page

Functional overview

STM32L4P5xx

60/311

DS12903 Rev 2

3.37

Low-power universal asynchronous receiver transmitter

(LPUART)

The devices embed one low-power UART. The LPUART supports asynchronous serial

communication with minimum power consumption. It supports half-duplex single-wire

communication and modem operations (CTS/RTS). It allows multiprocessor

communication.

The LPUART has a clock domain independent from the CPU clock, and can wakeup the

system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop

mode are programmable and can be:

•

Start bit detection

•

Any received data frame

•

A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600

baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while

having an extremely low energy consumption. Higher speed clock can be used to reach

higher baudrates.

The LPUART interface can be served by the DMA controller.

3.38

Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to slave modes, in half-duplex, full-duplex and

simplex modes. The 3-bit prescaler gives eight master mode frequencies and the frame size

is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode

and hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

3.39

Serial audio interfaces (SAI)

The devices embed two SAI. Refer to Table 13: SAI implementation for the features

implementation. The SAI bus interface handles communications between the

microcontroller and the serial audio protocol.

The SAI peripheral supports:

•

Two independent audio sub-blocks which can be transmitters or receivers with their

respective FIFO.

•

8-word integrated FIFOs for each audio sub-block.

•

Synchronous or asynchronous mode between the audio sub-blocks.

•

Master or slave configuration independent for both audio sub-blocks.

•

Clock generator for each audio block to target independent audio frequency sampling

when both audio sub-blocks are configured in master mode.

•

Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.

•

Peripheral with large configurability and flexibility allowing to target as example the

following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC’97 and SPDIF

out.

STM32L4P5CE Datasheet(PDF) 60 Page - STMicroelectronics

STM32L4P5CE Datasheet(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL