STM32L4P5CE datasheet(114/311 Pages) STMICROELECTRONICS

114 / 311 page

---

PI9

I/O FT

OCTOSPIM_P2_IO2,

CAN1_RX,

EVENTOUT

---

PI10

I/O FT

OCTOSPIM_P2_IO1,

PSSI_D14,

EVENTOUT

1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output

mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (for example to drive a LED).

2. After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the

system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the RM0432 reference manual.

3. NC (not-connected) balls must be left unconnected. However, PF8 and PF9 NC' IOs are not bonded. They must be configured by software to output push-pull and forced to

0 in the output data register to avoid extra current consumption in low-power modes.

4. After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are

activated.

Table 15. STM32L4P5xx pin definitions (continued)

Pin Number

Pin name

(function

after

reset)

Alternate functions

Additional

functions

STM32L4P5CE Datasheet(PDF) 114 Page - STMicroelectronics

STM32L4P5CE Datasheet(HTML) 114 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL