BS640HD9V datasheet(67/89 Pages) AMD

67 / 89 page

May 10, 2006 27024B3

Am29BDS128H/Am29BDS640H

D A TA

SH EE T

AC CHARACTERISTICS

Note: Figure assumes 6 wait states for initial access and synchronous read. The Set Configuration Register command sequence

has been written with A18=0; device will output RDY with valid data.

1) Address is 3Eh or offset by a multiple of 64 (40h)

2) Address is 3Fh or offset by a multiple of 64 (40h)

Figure 29.

Standard Handshake Burst Suspend at Address 3Eh/3Fh (with 1 Access CLK)

Note: Figure assumes 6 wait states for initial access and synchronous read. The Set Configuration Register command sequence

has been written with A18=0; device will output RDY with valid data.

1) Device crosses a page boundary prior to tRCC.

2) Device neither crosses a page boundary nor latches a new address prior to tRCC.

Figure 30.

Read Cycle for Continuous Suspend

Addresses(1)

A(3E)

AVD#

CLK

x+1

x+2

x+3

x+4

x+5

x+6

OE#

Data(1)

Addresses(2)

Data(2)

RDY(2)

(Odd)

RDY(1)

(Even)

D(3E)

D(3F)

D(41)

D(40)

D(42)

D(40)

D(42)

D(41)

D(43)

Suspend

Resume

OES

tACC

tRACC

tCKZ

tOES

tCKA

A(3F)

D(3F)

tRACC

D(40)

tRACC

Addresses

A(n)

AVD#

Data(2)

CE#

RDY

D(n)

???

tOES

tCKA

tRACC

tRCC

???

x+1

x+2

x+3

x+4

x+5

x+6

x+7

x+8

OE#

Data(1)

tACC

D(40)

D(3F)

D(n)

D(n+1)

D(n+2)

D(3F)

CLK

Suspend

Resume

BS640HD9V Datasheet(PDF) 67 Page - Advanced Micro Devices

BS640HD9V Datasheet(HTML) 67 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL